From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EED792BF006 for ; Wed, 17 Dec 2025 03:29:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765942144; cv=none; b=VhpWxnh98e4oc3Hkji9I/U3jJgvW4NByzl+HFWtI1oLR+ISmmkAY5KJu2w5GKJTTV+iItMC0K04MBvaYpGBchee5y+at4bg7Fl3Lf0gvInyf+XEmot8qIRS2QGuVVI6OV78UzoXBIqn4j8GopS/Qotpptbol3wghT4AvHPT5I0w= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765942144; c=relaxed/simple; bh=V3kmA2E9ohZVX3m+GKcNpy8+AR6Kqr7yMcKgMsOJbAU=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=hkPSPd9ux01mxaFkcLWZyObkPPoeMOOLBIakI3qUgEug+pH/RybztJIY9NbqBBBgRXHG7kXfkv5TPZRzAzykyzgLOpN88mXd7v5VQXsAP+uefSb4D2Et+UsVg8XEfJpTppbm9GaK8y9SmRIBRR2it5hQGGdXM613Enjegw0iJBM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=E4W6ua6a; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="E4W6ua6a" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-477ba2c1ca2so58113735e9.2 for ; Tue, 16 Dec 2025 19:29:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1765942141; x=1766546941; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=8f8X3JIRm3Pu78dQiBeWf0yThxM9A+ZJVpoSaOPU8dI=; b=E4W6ua6aDA4BtJpJ6OBL6gwj2MvsT8Ci7RLLq0AiJwXyFJEdkLUQzkqhTcBsaEN8rp +TNJVwAz8TkMRMz7e77R5YrBlqMCO3MwZa8jS+R5DcNte/T4LznH8hOkrK/DzacF/BWu X9cjj9RY29JGbjaMHZnyQ8nBokSe+z+UD2Xco7XUnWZ9blYHEprWF0WphhYxfy92YrPM eCIlHr2FgoSAB0NZqlXP8tzoWmkYWNYFeHtzDsPzBthto533xZxzRWwWsyS56MkCAeNC HOU3IuFD66aL6/DWdkadR/OiBZ5AA/cQaVvr4AxHJIF5+Dc52OxMEwK4cugfHBSa/VbJ 1x0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765942141; x=1766546941; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8f8X3JIRm3Pu78dQiBeWf0yThxM9A+ZJVpoSaOPU8dI=; b=wk5HipDoGBjQmc/ujYN78U2bzHYtKTm17dhfEykRPbdShlJaTTT496Y2Ps4yuU80nw cVLFyLjD1UXRdHFEzXYWIJi1JgEQD7I4KdqkmVgZrnjAuiElTov2w25uqFt0rPwfD5H1 OWlYoTUe2z3toMcfu4/x3XDTBQn18dk3GIY57WAldy4sLMUu4g6Q02IYQ+FhgwvkPA6Y bMx8XsGEWBtbT+XSceoMGI9Eyy2Pihi1jt49IEmOp9AvCruzauPYDobhh3KoOs5hQj96 fsiYslcOGxPDQeHokE7e/RkiaT9lbdNpyb8B/pQzitGIHxMf+g72rIeKQAOzOJ2y3osE kx4A== X-Forwarded-Encrypted: i=1; AJvYcCU2TnSvAmk2Fd39JJY95qOMTR1HZPpKVJQNJi5+J4BWCEiflasXxTOBzsETT92IHDG9cM91P3zA8iDX6Q==@vger.kernel.org X-Gm-Message-State: AOJu0Yw133Pyn4IEpznKF7W6ZjhwoK6BdDazHCpRf7yqS+k0Xf+fK/QW 4Dxxj4Ag4ELmJ6ln8zRQTSwJ1e8Qd1OEyH426jIdoyOS2wVTVDDAJk5FpV8VnaS++vI= X-Gm-Gg: AY/fxX4bAuRXiR2WTx1ijnfcWXTCiPRhMGj2apVZW+Hg4eqOV6L9vovUTdtDkP5ZThq KDJ2k3Wpc8EV+EJ+iblPqvRsQPwDNzLI7jYiBAY8glVxxIZmR22sgB2XNv+GPvQfE9X3YbYpC5m ABHosgU5H1TzrUz4IrqUjhNHjtJJMc5kIIvoqoSGM+Z6CzeF6Y4Z1mEodGleUfFQCAwSDfR7be/ DzHZsVFhZvDlV+l0PhOcZcku0S2W0V28fM4mqnZLdrVuvSh+XMvBbEBVm2OHlliFeqtFyLa2FdM gYo7X2lkDsEZ9HbF9xMSdRG5FNCVT/WqDCE7BhDW0t8PDk9OZ7IBrS3LOZA6yovK5uqA9D0fwTS BJHCeAuGjmibTF+ugf0KYm/eL6AgLBeJEyRS+wizozpEljlvKTVtVjGOTAl9PVGbh7AB1P0pgDe l7F0eyke/FfWAvnUaRQsLFKwK44UlM52Xfd3ZN4XeGVOJz8qI06gzf X-Google-Smtp-Source: AGHT+IGvo+/r8DGxAk+Qp2jL/mIEcx7HGJlSXwVwowUCWWlLWmWtzRam145/XnamXOC9odGtDbhRnA== X-Received: by 2002:a05:600c:828d:b0:45b:7d77:b592 with SMTP id 5b1f17b1804b1-47a8f8c05e7mr190963935e9.12.1765942141400; Tue, 16 Dec 2025 19:29:01 -0800 (PST) Received: from [192.168.0.40] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4310adf6eabsm2191990f8f.38.2025.12.16.19.29.00 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 16 Dec 2025 19:29:00 -0800 (PST) Message-ID: <2ce4e296-701a-4354-8988-87525769ccac@linaro.org> Date: Wed, 17 Dec 2025 03:29:00 +0000 Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v6 1/5] media: dt-bindings: Add CAMSS device for Kaanapali To: Vijay Kumar Tumati , Vladimir Zapolskiy , Konrad Dybcio , Hangxiang Ma , Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , Mauro Carvalho Chehab Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, Jingyi Wang , Atiya Kailany References: <20251113-add-support-for-camss-on-kaanapali-v6-0-1e6038785a8e@oss.qualcomm.com> <20251113-add-support-for-camss-on-kaanapali-v6-1-1e6038785a8e@oss.qualcomm.com> <37d0f89f-69be-45a7-90fa-347d6a3800bf@oss.qualcomm.com> <2d7ac7e8-ab69-44a6-b732-3657abf3a5a6@oss.qualcomm.com> From: Bryan O'Donoghue Content-Language: en-US In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 17/12/2025 00:46, Vijay Kumar Tumati wrote: >> I don't understand a reason why to do worse for the upstream, when >> there is >> a clear and feasible alternative not to do worse, thus my >> misunderstanding >> and my grief for upstream CAMSS are my concerns. >> > Thanks for the comments, Vladimir. Bryan's and Krzysztof's argument was > that the bindings are required to describe the full hardware regardless > of the driver support and either way not modifiable in the future, so > they preferred having the HW properties of the key functional blocks in > the bindings. And we were specifically asked to add the properties into > this node in this patch series. Having said that, my knowledge on how > the bindings are handled upstream in the long run as the requirements > evolve, is limited. So I will look for some expert advise from Bryan > here as he strongly advised for these. Thanks again. I see no technical reason why describing the whole hardware block precludes any further work. How could it ? Anyway, I'll repeat my ask to describe: - The full register set - The interconnects - The clocks and resets - The SIDs --- bod