From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4D8873F99F5 for ; Wed, 1 Apr 2026 12:40:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775047239; cv=none; b=tVPGunfrtE1O/sahE/nJBvs5Dw5H3V722oFgb33SuPTtH8wzwdkD0oKlVU3es1ulzagmDT4biWEqFskFnyKCGyrOVP8dEhC6iP4MESw9TVFgGqx46JStHXwvbXpmEOWf3pyyUOQOGVsGbDU7fS6AUCCAGAyFv9KBHAKOr0cB8/M= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775047239; c=relaxed/simple; bh=pCYih/oK/2RpG31ixyLNP23iZnCS12q1PlSLVHTVdsU=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=MEd9C5GDe+Pg4AFQyrNDj4gt4LjrmD3kNxlv4CX4UkOgcAu5SPZZiJjeymE3M9qmkzWTDQtgAIeNjtVHuqbluW9NFk8q/ZjotpFCrhZtRu5b6LVjCOb9QHA7EgINupqmyxre8Sjt/m2pugJWJSpNQPZgEzQARgt4eSrMfo/7Wkg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=JmsBfoVj; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=SBPGut4P; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="JmsBfoVj"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="SBPGut4P" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 631AeOkr3363200 for ; Wed, 1 Apr 2026 12:40:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= dpdvjhENMHaBsfW18sHT3qfrexDaEtdrwVO2ppsUuwQ=; b=JmsBfoVjjYTAMq+3 D1Zx8DNKNQD7CROg4QMH2+s2hhl1AgEpOAekHwa++0J7SJjDHEJUM7R76K3DFCd1 6/L8Kd9rjF+Gh2uSb4va2MbVByJwT/QQDxJLcN9MYI4+noJhOEmswgvy1jeyNlBy qnN1I2eh6i3ZMRe5aAapCW7vNIVVJIRk/uzqyS9pRUr52gU4DPij12+YxqcPSRuw Bs/jv9YmMrgS6wds2PDUbhAjHonxyNChJ5+dnYsQtcJlo8//LJVpkqWPeEYlAGNi 4cS2aJqvPDs+7kpBLk0K2nYi1E2XmHYqwGYFFrDZZElVGL9tjAZijCqMONu3wfAe okdcBQ== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d8nddkge1-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 01 Apr 2026 12:40:36 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2b2454fc131so97767205ad.3 for ; Wed, 01 Apr 2026 05:40:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775047235; x=1775652035; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=dpdvjhENMHaBsfW18sHT3qfrexDaEtdrwVO2ppsUuwQ=; b=SBPGut4P3MfKLvFazoMheZZ3a+Hq1A/d1zAsbIaIg+ZJQRewjnan0tbcGoS4x17YjI Jswr8pWkYMTbbJVKjXll7M54Terx+hI/7nom3mBdli0jfdGFY8pWMECjqoXoj4Bh2BQk yincNs4xGE8AQubMnRU/+OYLzlYCwT/afT1KRjCHaFgEwsLK9J40QeLMfmUSTvstw8sb YF3hB1LxcmpE8N/EG9WWXkeUMYT6fXCMUSStPj+pafTt3p+qihbmAgg6oJYZNvcw/NE2 6rXAqyKy2WxNTKIuTqpVS5+uJxB9zhtqNaRhKjj0Uty4z1HstBN0FuEg8T1em79L1Gqp uFIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775047235; x=1775652035; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=dpdvjhENMHaBsfW18sHT3qfrexDaEtdrwVO2ppsUuwQ=; b=SZq/7Qxk0DQBkgyaPg9CMTgRUZ+uGXUddILNHrX7sKlFkIk4TMh9DZbeiqTaSLigmg 9pml6PH//UTkeNrrQ2i4NI5WOAE0zV/NBISbjW4ySwoxuVLn7eekOASGh1ohsCCQ6BK1 XOjfl9OcdePqqHeQAr8pTDbLtRaoTWnBwR+RJOpiFA+T+JU6JoofC7a5CmQVCf7DLwve cwDv43vfS7wry16EGsENjaxgHhfeLl5KgGi6umfpLd5BqD1SAPr/VeXbMoflgR0p9npt dcOXVm/9woCD+bsaZvNZS9AAZ7Uiu+lc9mdnq0VZFk/4xBy+j6f08D6yMR3N89SuZoqr +2Qw== X-Gm-Message-State: AOJu0Yw1yfkteQgXh1F7uUKJ3y8GmtmDWfHs2mG29NpME5tqdrNY2pkq fb0OzqnqBnk5rlIUAMcXEA+B2dXI1iN9v+L8Vz7pByFkf6bOF5cNiIBul6Tao5q+QZnhkCwHBb6 GG1SwgwipdnbX6U7GQURznZ29ueqRRzjxJngkGlgWmAaeYxBtLGZZH6+N+h5cRgfbJA== X-Gm-Gg: ATEYQzwq80Rn8Ery3sRRKOhoWa+6sVJGMxJgK45zAbZNiOSzggJZqSGSue4hLymErgx NBGDBt0g9MDaVjXNZsOr3lgiMUtMXactlepUseyjfMd3XKlA5q1Doe/FzPJoG1Nm9j1165gwm54 tJxdhbWsmeXRVX8/ohxtAp1MrdN8Z/85RcGlsjEShOdIeeqg3RAumKLNkES+dJap1Qeg2Sf44zP sszXoCe6HTpmWHfjihmu6nVtpPAj4/QNMsY38x/BromwkDDAxn8bQjTEUQ6SAWIUYxdQvrB44yl WtJo88cQrZ9y66leMXRUlEvewYjLcAwn3+red2B4BzsujdOlrpnyVDjnvUqc2C/SECaGLnO7x1c u4CiQSzy3qslkfT7D9x223yauNg6V0qAMj0bUX55KUA2XNgn8B5mYCQ== X-Received: by 2002:a17:903:384d:b0:2b0:c59f:3b58 with SMTP id d9443c01a7336-2b269ade166mr38668395ad.9.1775047234948; Wed, 01 Apr 2026 05:40:34 -0700 (PDT) X-Received: by 2002:a17:903:384d:b0:2b0:c59f:3b58 with SMTP id d9443c01a7336-2b269ade166mr38667965ad.9.1775047234424; Wed, 01 Apr 2026 05:40:34 -0700 (PDT) Received: from [10.0.0.3] ([106.222.233.247]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b2427663acsm147974705ad.46.2026.04.01.05.40.29 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 01 Apr 2026 05:40:34 -0700 (PDT) Message-ID: <437123c2-35af-227c-3fe1-7d45ea1243da@oss.qualcomm.com> Date: Wed, 1 Apr 2026 18:10:28 +0530 Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.15.1 Subject: Re: [PATCH v4 3/5] media: iris: Add platform data for X1P42100 Content-Language: en-US To: Wangao Wang , Bryan O'Donoghue , Vikash Garodia , Abhinav Kumar , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20260401-enable_iris_on_purwa-v4-0-ca784552a3e9@oss.qualcomm.com> <20260401-enable_iris_on_purwa-v4-3-ca784552a3e9@oss.qualcomm.com> From: Dikshita Agarwal In-Reply-To: <20260401-enable_iris_on_purwa-v4-3-ca784552a3e9@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Authority-Analysis: v=2.4 cv=ZfUQ98VA c=1 sm=1 tr=0 ts=69cd1244 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=5/Y9Gi2N1OwmQbPtUd2E/A==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=glT4pT81iDO7b4vcCO8A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-GUID: GhE988RRnPVSteOzZavLJ6nZm45EsnXZ X-Proofpoint-ORIG-GUID: GhE988RRnPVSteOzZavLJ6nZm45EsnXZ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDAxMDExNSBTYWx0ZWRfX26hp2Thuf6j3 Y3Rot/EJf8k7rKLDugfpr5Jj+2tWut0mF+pykfZgRk4WTWd6VuRg8eP84KTh/O9EoDOne1ceI0M llROAtVGGZsFrQRnJ/BMMxQOzv4sv1GxRnwc/Z/4QKtapbMc9up+wcV2Y964yJZGZzRclLi/zsB pXNGV917caUUSZPg76RVcOU/G0Sjz/Z99c34cmqT+WImxSXTwWCqUlny4U3pM35rjjiwG2NPexu qNSHA7lcmLgb8W1uNRuc+Ai7yviy9t36ZkNpBqRdehZRiMNoz+QvC2QnWeEdVii5FvD4CeJ0szK eEDX2/wavNKYTeElr/mFIhi3f+OxA9pATPmB87YFI4T2+12kyAc7zEVMxHWMGQ3Yrpy09ASvKt5 AgceFMgPRhwJ+HJ1s67UenmqH8sLazxmPkikoWVEZdzopM7MGw/SkH0l4kbVZDTcsNZbk2Vm6Tb uOJAUSts7Tu2Mm1nFMg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-01_04,2026-04-01_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 lowpriorityscore=0 priorityscore=1501 phishscore=0 spamscore=0 clxscore=1015 bulkscore=0 suspectscore=0 impostorscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604010115 On 4/1/2026 3:54 PM, Wangao Wang wrote: > Introduce platform data for X1P42100, derived from SM8550 but using a > different clock configuration and a dedicated OPP setup. > > Signed-off-by: Wangao Wang > --- > .../platform/qcom/iris/iris_platform_common.h | 1 + > .../media/platform/qcom/iris/iris_platform_gen2.c | 97 ++++++++++++++++++++++ > .../platform/qcom/iris/iris_platform_x1p42100.h | 22 +++++ > drivers/media/platform/qcom/iris/iris_probe.c | 4 + > 4 files changed, 124 insertions(+) > > diff --git a/drivers/media/platform/qcom/iris/iris_platform_common.h b/drivers/media/platform/qcom/iris/iris_platform_common.h > index 5a489917580eb10022fdcb52f7321a915e8b239d..2e97360ddcd56a4b61fb296782b0c914b6154784 100644 > --- a/drivers/media/platform/qcom/iris/iris_platform_common.h > +++ b/drivers/media/platform/qcom/iris/iris_platform_common.h > @@ -47,6 +47,7 @@ extern const struct iris_platform_data sm8250_data; > extern const struct iris_platform_data sm8550_data; > extern const struct iris_platform_data sm8650_data; > extern const struct iris_platform_data sm8750_data; > +extern const struct iris_platform_data x1p42100_data; > > enum platform_clk_type { > IRIS_AXI_CLK, /* AXI0 in case of platforms with multiple AXI clocks */ > diff --git a/drivers/media/platform/qcom/iris/iris_platform_gen2.c b/drivers/media/platform/qcom/iris/iris_platform_gen2.c > index 5da90d47f9c6eab4a7e6b17841fdc0e599397bf7..aac72900c0292040500ec4dcde9bd6e7da225fd4 100644 > --- a/drivers/media/platform/qcom/iris/iris_platform_gen2.c > +++ b/drivers/media/platform/qcom/iris/iris_platform_gen2.c > @@ -15,6 +15,7 @@ > #include "iris_platform_qcs8300.h" > #include "iris_platform_sm8650.h" > #include "iris_platform_sm8750.h" > +#include "iris_platform_x1p42100.h" > > #define VIDEO_ARCH_LX 1 > #define BITRATE_MAX 245000000 > @@ -1317,3 +1318,99 @@ const struct iris_platform_data qcs8300_data = { > .enc_op_int_buf_tbl = sm8550_enc_op_int_buf_tbl, > .enc_op_int_buf_tbl_size = ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), > }; > + > +const struct iris_platform_data x1p42100_data = { > + .get_instance = iris_hfi_gen2_get_instance, > + .init_hfi_command_ops = iris_hfi_gen2_command_ops_init, > + .init_hfi_response_ops = iris_hfi_gen2_response_ops_init, > + .get_vpu_buffer_size = iris_vpu_buf_size, this needs a rebase on latest platform rework series. Thanks, Dikshita > + .vpu_ops = &iris_vpu3_purwa_ops, > + .set_preset_registers = iris_set_sm8550_preset_registers, > + .icc_tbl = sm8550_icc_table, > + .icc_tbl_size = ARRAY_SIZE(sm8550_icc_table), > + .clk_rst_tbl = sm8550_clk_reset_table, > + .clk_rst_tbl_size = ARRAY_SIZE(sm8550_clk_reset_table), > + .bw_tbl_dec = sm8550_bw_table_dec, > + .bw_tbl_dec_size = ARRAY_SIZE(sm8550_bw_table_dec), > + .pmdomain_tbl = sm8550_pmdomain_table, > + .pmdomain_tbl_size = ARRAY_SIZE(sm8550_pmdomain_table), > + .opp_pd_tbl = sm8550_opp_pd_table, > + .opp_pd_tbl_size = ARRAY_SIZE(sm8550_opp_pd_table), > + .clk_tbl = x1p42100_clk_table, > + .clk_tbl_size = ARRAY_SIZE(x1p42100_clk_table), > + .opp_clk_tbl = x1p42100_opp_clk_table, > + /* Upper bound of DMA address range */ > + .dma_mask = 0xe0000000 - 1, > + .fwname = "qcom/vpu/vpu30_p4.mbn", > + .pas_id = IRIS_PAS_ID, > + .inst_iris_fmts = platform_fmts_sm8550_dec, > + .inst_iris_fmts_size = ARRAY_SIZE(platform_fmts_sm8550_dec), > + .inst_caps = &platform_inst_cap_sm8550, > + .inst_fw_caps_dec = inst_fw_cap_sm8550_dec, > + .inst_fw_caps_dec_size = ARRAY_SIZE(inst_fw_cap_sm8550_dec), > + .inst_fw_caps_enc = inst_fw_cap_sm8550_enc, > + .inst_fw_caps_enc_size = ARRAY_SIZE(inst_fw_cap_sm8550_enc), > + .tz_cp_config_data = tz_cp_config_sm8550, > + .tz_cp_config_data_size = ARRAY_SIZE(tz_cp_config_sm8550), > + .core_arch = VIDEO_ARCH_LX, > + .hw_response_timeout = HW_RESPONSE_TIMEOUT_VALUE, > + .ubwc_config = &ubwc_config_sm8550, > + .num_vpp_pipe = 1, > + .max_session_count = 16, > + .max_core_mbpf = NUM_MBS_8K * 2, > + .max_core_mbps = ((7680 * 4320) / 256) * 60, > + .dec_input_config_params_default = > + sm8550_vdec_input_config_params_default, > + .dec_input_config_params_default_size = > + ARRAY_SIZE(sm8550_vdec_input_config_params_default), > + .dec_input_config_params_hevc = > + sm8550_vdec_input_config_param_hevc, > + .dec_input_config_params_hevc_size = > + ARRAY_SIZE(sm8550_vdec_input_config_param_hevc), > + .dec_input_config_params_vp9 = > + sm8550_vdec_input_config_param_vp9, > + .dec_input_config_params_vp9_size = > + ARRAY_SIZE(sm8550_vdec_input_config_param_vp9), > + .dec_input_config_params_av1 = > + sm8550_vdec_input_config_param_av1, > + .dec_input_config_params_av1_size = > + ARRAY_SIZE(sm8550_vdec_input_config_param_av1), > + .dec_output_config_params = > + sm8550_vdec_output_config_params, > + .dec_output_config_params_size = > + ARRAY_SIZE(sm8550_vdec_output_config_params), > + > + .enc_input_config_params = > + sm8550_venc_input_config_params, > + .enc_input_config_params_size = > + ARRAY_SIZE(sm8550_venc_input_config_params), > + .enc_output_config_params = > + sm8550_venc_output_config_params, > + .enc_output_config_params_size = > + ARRAY_SIZE(sm8550_venc_output_config_params), > + > + .dec_input_prop = sm8550_vdec_subscribe_input_properties, > + .dec_input_prop_size = ARRAY_SIZE(sm8550_vdec_subscribe_input_properties), > + .dec_output_prop_avc = sm8550_vdec_subscribe_output_properties_avc, > + .dec_output_prop_avc_size = > + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_avc), > + .dec_output_prop_hevc = sm8550_vdec_subscribe_output_properties_hevc, > + .dec_output_prop_hevc_size = > + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_hevc), > + .dec_output_prop_vp9 = sm8550_vdec_subscribe_output_properties_vp9, > + .dec_output_prop_vp9_size = > + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_vp9), > + .dec_output_prop_av1 = sm8550_vdec_subscribe_output_properties_av1, > + .dec_output_prop_av1_size = > + ARRAY_SIZE(sm8550_vdec_subscribe_output_properties_av1), > + > + .dec_ip_int_buf_tbl = sm8550_dec_ip_int_buf_tbl, > + .dec_ip_int_buf_tbl_size = ARRAY_SIZE(sm8550_dec_ip_int_buf_tbl), > + .dec_op_int_buf_tbl = sm8550_dec_op_int_buf_tbl, > + .dec_op_int_buf_tbl_size = ARRAY_SIZE(sm8550_dec_op_int_buf_tbl), > + > + .enc_ip_int_buf_tbl = sm8550_enc_ip_int_buf_tbl, > + .enc_ip_int_buf_tbl_size = ARRAY_SIZE(sm8550_enc_ip_int_buf_tbl), > + .enc_op_int_buf_tbl = sm8550_enc_op_int_buf_tbl, > + .enc_op_int_buf_tbl_size = ARRAY_SIZE(sm8550_enc_op_int_buf_tbl), > +}; > diff --git a/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h b/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h > new file mode 100644 > index 0000000000000000000000000000000000000000..d89acfbc1233dad0692f6c13c3fc22b10e5bdd80 > --- /dev/null > +++ b/drivers/media/platform/qcom/iris/iris_platform_x1p42100.h > @@ -0,0 +1,22 @@ > +/* SPDX-License-Identifier: GPL-2.0-only */ > +/* > + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. > + */ > + > +#ifndef __IRIS_PLATFORM_X1P42100_H__ > +#define __IRIS_PLATFORM_X1P42100_H__ > + > +static const struct platform_clk_data x1p42100_clk_table[] = { > + {IRIS_AXI_CLK, "iface" }, > + {IRIS_CTRL_CLK, "core" }, > + {IRIS_HW_CLK, "vcodec0_core" }, > + {IRIS_BSE_HW_CLK, "vcodec0_bse" }, > +}; > + > +static const char *const x1p42100_opp_clk_table[] = { > + "vcodec0_core", > + "vcodec0_bse", > + NULL, > +}; > + > +#endif > diff --git a/drivers/media/platform/qcom/iris/iris_probe.c b/drivers/media/platform/qcom/iris/iris_probe.c > index ddaacda523ecb9990af0dd0640196223fbcc2cab..287f615dfa6479964ed68649f2829b5bbeed6cd6 100644 > --- a/drivers/media/platform/qcom/iris/iris_probe.c > +++ b/drivers/media/platform/qcom/iris/iris_probe.c > @@ -374,6 +374,10 @@ static const struct of_device_id iris_dt_match[] = { > .compatible = "qcom,sm8750-iris", > .data = &sm8750_data, > }, > + { > + .compatible = "qcom,x1p42100-iris", > + .data = &x1p42100_data, > + }, > { }, > }; > MODULE_DEVICE_TABLE(of, iris_dt_match); >