From mboxrd@z Thu Jan 1 00:00:00 1970 Return-path: Received: from mail-wr0-f194.google.com ([209.85.128.194]:36220 "EHLO mail-wr0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752424AbdEJLCY (ORCPT ); Wed, 10 May 2017 07:02:24 -0400 Subject: Re: [PATCH v9 3/4] arm: dts: mt2701: Add node for Mediatek JPEG Decoder To: Rick Chang , Hans Verkuil , Laurent Pinchart , Mauro Carvalho Chehab , Rob Herring Cc: linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, srv_heupstream@mediatek.com, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Minghsiu Tsai , Bin Liu References: <1481702690-10476-1-git-send-email-rick.chang@mediatek.com> <1481702690-10476-4-git-send-email-rick.chang@mediatek.com> From: Matthias Brugger Message-ID: <492cfa38-aff0-f7c9-72f9-94e53adc198c@gmail.com> Date: Wed, 10 May 2017 13:02:19 +0200 MIME-Version: 1.0 In-Reply-To: <1481702690-10476-4-git-send-email-rick.chang@mediatek.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-media-owner@vger.kernel.org List-ID: On 14/12/16 09:04, Rick Chang wrote: > Signed-off-by: Rick Chang > Signed-off-by: Minghsiu Tsai > --- > This patch depends on: > CCF "Add clock support for Mediatek MT2701"[1] > iommu and smi "Add the dtsi node of iommu and smi for mt2701"[2] > > [1] http://lists.infradead.org/pipermail/linux-mediatek/2016-October/007271.html > [2] https://patchwork.kernel.org/patch/9164013/ Now queued for v4.12-next/dts32 Thanks and sorry for the delay. Matthias > --- > arch/arm/boot/dts/mt2701.dtsi | 14 ++++++++++++++ > 1 file changed, 14 insertions(+) > > diff --git a/arch/arm/boot/dts/mt2701.dtsi b/arch/arm/boot/dts/mt2701.dtsi > index 8f13c70..4dd5048 100644 > --- a/arch/arm/boot/dts/mt2701.dtsi > +++ b/arch/arm/boot/dts/mt2701.dtsi > @@ -298,6 +298,20 @@ > power-domains = <&scpsys MT2701_POWER_DOMAIN_ISP>; > }; > > + jpegdec: jpegdec@15004000 { > + compatible = "mediatek,mt2701-jpgdec"; > + reg = <0 0x15004000 0 0x1000>; > + interrupts = ; > + clocks = <&imgsys CLK_IMG_JPGDEC_SMI>, > + <&imgsys CLK_IMG_JPGDEC>; > + clock-names = "jpgdec-smi", > + "jpgdec"; > + power-domains = <&scpsys MT2701_POWER_DOMAIN_ISP>; > + mediatek,larb = <&larb2>; > + iommus = <&iommu MT2701_M4U_PORT_JPGDEC_WDMA>, > + <&iommu MT2701_M4U_PORT_JPGDEC_BSDMA>; > + }; > + > vdecsys: syscon@16000000 { > compatible = "mediatek,mt2701-vdecsys", "syscon"; > reg = <0 0x16000000 0 0x1000>; >