From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AFA56266B41 for ; Tue, 1 Jul 2025 08:42:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751359339; cv=none; b=J6P4C35w3er28dZNN5irJcTmrqH7zjiQP3Jzc9TsJf8QMj+9BPFLhS+sI1NamzP6jq3+bGrDkuesCxT/Dcb8+0nXoyYNuNBc5ji6QGcqDCFB2kQFaKLjyBB52An9MJdA+3NPm+u6iWJUq9QD1deQQHTiD7K09gTT+Jm20I3cxfc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751359339; c=relaxed/simple; bh=RVVKzcxnlx7nOWu7Gu0pvyl7lRMUct8fsNs9VBvYeW0=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=Do6tBlhlW8DD3te4sL4F790LFHugSvHT6osIjJdImufIhecQeInARQJIdQdFaxFS12+3G+sWVakMuL1Jpqp/prUCQedRizUMXXUXdcWzWmHLWhwo1UPKiT4fFW9++ua70ObKvFmyUXgylQVnPq3ShcSrDjivYBJnF+3p99DM7Rs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XKECikuy; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XKECikuy" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 561706dv029816 for ; Tue, 1 Jul 2025 08:42:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= tutfviu70uAl7UTDUY4zJ/1EBwlos06c3KUfZrmg1A4=; b=XKECikuyYRU+pWA3 Jl1M1QpC33RbExyX9FmCh7NBXBaJpQRHu6Ua+DwurZkIHZvzI0v0D6Ezp9/Y5yCz isJ4Wfu0clSXCwmihsCs2xvVNS3m1K2tWRLgNqQ0DY/BDZP+i+m2918pDQCBbR2y 2rP9DaZzRJWuGZREs+Agl1o8fRPpcqQoYJQvzTaaUJs6gwxcOnii8Fq4zHH0eP8E 9ZgGbjVFl+5evPyuxtQgcVJYpHdxu41tUvyfptDkgPhxdjgzkXRalmBH/fOZIsWg RA5/OGfhuIcbW0UH+HisdlrSzwBcslPJm40BFPXwGN0hvW9RsqAaS74Vy78/2tjt TpsBpw== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 47m02v1y0r-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Tue, 01 Jul 2025 08:42:16 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-4a824fa4c86so341701cf.3 for ; Tue, 01 Jul 2025 01:42:16 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751359335; x=1751964135; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=tutfviu70uAl7UTDUY4zJ/1EBwlos06c3KUfZrmg1A4=; b=VyVSq/w4fpRVDkmRrC0aznsmYmhjRDD0zn2xZ3mMPLfPxbbomz5M95nWc7Dkyy1hQP llXZBZGQhf9lcX8xTsJRj5asoZ4Vd0q1iriKYz+01LA/ezQQmDqtbWe/rR6n+L/rcS42 xG932Y9XvzJdPpbWSX8D+zH93vzF/8e66FeRMqhF4dsrQ9QPK9TWGXAHiagkT7cpmTPE fWTQilVqUr/EdzIhdMZwd2VBYc7N9Flpd1DtIo9wd8mo+mbUbgk6rrV88sPHcT7gGZtk 3zfigRvWaQvqZ11xI3CqzjQBW2GyTE8F9/5x2scVzhJ8BsOc0rCoHul3DH3pfcDEHe9L E+Lw== X-Gm-Message-State: AOJu0YyfFVd/ea3OkKA+d5mjHSH7Fr3CaXHxICGRgNA0c0RK15eTjWFU pgS4Pot9HcnHWy78s/OkZ84r7A7/FqP96UlZchkeJkCE6eZkyUDLrTaNPKqTOwDlR3JGGEcUQ8R 18kCjm5ZM3DP+XfWgSEWl5eSBMfZLYumU6Dv6wCIyOwZyHzVJep+P2xpZrpWnwydJwg== X-Gm-Gg: ASbGnctf7jqS6NqcZQxFoVUgX2bGitiURB28tvJ2FSP8syrIKptCPWRnErcShlkVYve NoiNfFDj0PPkLMD2hq7YWKQe2mPaSa+FuGI+38xKJ94WuoIbO2q4Ci9y8Jp3ad7+0gb0zuIl+D3 NzVfOUoO6TImBMq4SgtYojVf4xagw9+9P+CwHs9IbCm3yPR6TwFpvn1VHlmcjdMxxxwHfVRgk+Z sAiN73ZhhX0yJm4rQ5gvjWVafWNBHCM08ungUzLYI+w6Y7uXccHiZTO2opcrTzA6OMefD8H1wMx kZQVgTVvKrNSaCFWTvPw9DPeHNU0bGZ9ojRjjOCwlkogQg9Myu5MfU1iM9fw0Xz6LLHfMHEiOnX 9qZO0me1B X-Received: by 2002:ac8:7f0a:0:b0:4a7:79e1:cd54 with SMTP id d75a77b69052e-4a82fb4a7ccmr13336221cf.6.1751359335191; Tue, 01 Jul 2025 01:42:15 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGIiylmVmPpd7FS2xOPQGYFcHkmg9ybF8Pa29w5MBFMzjhMUeUBetWA8IVnYLdjBQ6zWunoAQ== X-Received: by 2002:ac8:7f0a:0:b0:4a7:79e1:cd54 with SMTP id d75a77b69052e-4a82fb4a7ccmr13336081cf.6.1751359334787; Tue, 01 Jul 2025 01:42:14 -0700 (PDT) Received: from [192.168.1.114] (83.9.29.190.neoplus.adsl.tpnet.pl. [83.9.29.190]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ae362cbf19asm736054966b.128.2025.07.01.01.42.13 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 01 Jul 2025 01:42:14 -0700 (PDT) Message-ID: <59f46b2c-5966-4ec2-89d9-305ca52f5111@oss.qualcomm.com> Date: Tue, 1 Jul 2025 10:42:11 +0200 Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 0/5] Introduce "non-pixel" sub node within iris video node To: Neil Armstrong , Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20250627-video_cb-v3-0-51e18c0ffbce@quicinc.com> <6c5d9ff2-fa59-4151-99fe-3bddae46b507@linaro.org> Content-Language: en-US From: Konrad Dybcio In-Reply-To: <6c5d9ff2-fa59-4151-99fe-3bddae46b507@linaro.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNzAxMDA1MCBTYWx0ZWRfX9oSQhsPTIwu1 LO1TOeppwEQ3lqfKJOFELbK4cTtd3L+8dU89F5QwIZq8NAZv3wyxkb2FXIN0llr3SMNVuuYKmc4 JvjKsrx557J2/j+lDHP4hBrRUVH2DuT8jsPxrsGBRGmnxEWR2dkKwbRR55spA/71cBim0rCI3Vo V0BGkj8uhlGdgqNVITURLFouMBaBRwC7YCO6FFI9XrUT0fDmqf8ElteEQYu3tJOVpZu/A7Qspk5 at+lkxN+/3DHtm+sOqrJn9oJVVR7Su1oj57rY+tg0pcRbl9UKiFA6b1cE6StV8JobmGgkb94f9m OQ0NrIWGFZjTE2y9NdKOLO4oEUNc6Mfq+JreekVBvsJ6EdtHMRS7X0U1mxURBB7DaDAuN2mYdlq xI8TcleOUVa/uYtq/7YtowMx5Ac/GX9EUussP7598C9w3tAVMQ+m5lKqudZbuMxYokT4OT4s X-Authority-Analysis: v=2.4 cv=Y8L4sgeN c=1 sm=1 tr=0 ts=68639f68 cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=fKQzr7EGRj+VoE0XNsDNvQ==:17 a=IkcTkHD0fZMA:10 a=Wb1JkmetP80A:10 a=qC_FGOx9AAAA:8 a=KKAkSRfTAAAA:8 a=FHDPKuC8_rlVOAf1JN8A:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 a=fsdK_YakeE02zTmptMdW:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: qyiAetuf2J96Eq9soWybWSZ49NINOUc- X-Proofpoint-ORIG-GUID: qyiAetuf2J96Eq9soWybWSZ49NINOUc- X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.7,FMLib:17.12.80.40 definitions=2025-07-01_01,2025-06-27_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 priorityscore=1501 mlxlogscore=716 lowpriorityscore=0 impostorscore=0 malwarescore=0 bulkscore=0 phishscore=0 mlxscore=0 spamscore=0 suspectscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2507010050 On 30-Jun-25 20:04, neil.armstrong@linaro.org wrote: > On 27/06/2025 17:48, Vikash Garodia wrote: >> This series introduces a sub node "non-pixel" within iris video node. >> Video driver registers this sub node as a platform device and configure >> it for DMA operations. All non pixel buffers, i.e bitstream, HFI queues >> and internal buffers related to bitstream processing, would be managed >> by this non_pixel device. [...] > I tried the patchset on SM8550 QRD and SM8650 QRD/HDK and the system just reboots > a few millisecond after probing iris, no error messages nor reboot to sahara mode. > > The DT changeset for reference: > https://git.codelinaro.org/neil.armstrong/linux/-/commit/e1b3628469c038559a60d310386f006f353e3d59 I think that's because of the majorly suboptimal 'define disallowed ranges' approach with the iommu-addresses bindings.. 8550 (and most 64-bit QC SoCs) also have DRAM mapped above 32bits, meaning you'd have to add a whole lot of boilerplate to disallow these ranges as well Konrad