From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 19183CAC5A0 for ; Sat, 20 Sep 2025 11:41:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:To:From:Reply-To: Cc:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Hlte/xdFQ20rDApChCw7zZxPwoZLjNm49RujG5Uk/QU=; b=I0V+YZBsoJ8WgW5b4L0xhPm9vD No5ftEJqXymnqCN1iII72FcJDAd9wNqTbHy8TCJYzkfAEIgmO/daPjUbKOBcqE5w00aJqedyn6W/X Z5XI46/ylKNWDa3aivNm6bXIVj1vQp19vW7Kqg/Bp6szXF0IoeHs0qRHC4XnqI69WDCRmGD+Eq/No LjuhDsbHRhJJY/U0O6AslgwmkxSo2sZK+khOMtccYhoI6RVhL0qTXNx83CzxTveVOEjat1WOVDOsF CBgAbbDZuvOhD3ZR/YmtPk7t9ro0eonfkxaTSp45zOI2nlLuG8uDuSrq6n4rCrKz8jAzN698W+O/O 4ICT5U2w==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1uzvxv-00000005GAz-19lU; Sat, 20 Sep 2025 11:41:19 +0000 Received: from mail-wm1-x331.google.com ([2a00:1450:4864:20::331]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1uzvxs-00000005G94-3TQY for linux-mediatek@lists.infradead.org; Sat, 20 Sep 2025 11:41:18 +0000 Received: by mail-wm1-x331.google.com with SMTP id 5b1f17b1804b1-45f2313dd86so25392265e9.2 for ; Sat, 20 Sep 2025 04:41:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1758368475; x=1758973275; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=Hlte/xdFQ20rDApChCw7zZxPwoZLjNm49RujG5Uk/QU=; b=PcI6ZC8k7vFzEVOgaR9u79yePgnFU4tgu9+ordFsil/Ctl0ZhGYPg7JfDTGR7wZ3u8 Hk+o6dA7rWt2C7JWg22U/Ho5f83JadEOOtuaLAmYrpWHiFEiSUTlfwlR4zPemkKg5ArA tJ99DRnO+TH/AE7sjtfTi4gPNFIN2pgxc5vIjZsMOJFpgsOXX+diFTKmVT1QPPWqDM2A ZtHhAg0Oqf4nRhflaHSfCxsFXqbvj7xIO5329JmYp5kuYxZeSpTCKcG8xbaAXk/wv4vM 9LVwEUxEPuMDzMN00QAFHrWcng86lPPtOBrCrbn0SYkUjWk01kjuljdqH72AiUWFEVLL aVpw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758368475; x=1758973275; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Hlte/xdFQ20rDApChCw7zZxPwoZLjNm49RujG5Uk/QU=; b=wwjZG4ftYUSIoU7Hb85R2jws5Woqy96it6PGyu7I+Cuey6d7SLafwrBHUI46vw4NdN qem3fpSQBEOfAHow6/Ar7UhCKkFZg86vOf/o9wbni4LAGvQBA3ispSX/iFnutBvBe5v+ 3WFdQK+F9+MD/H/Zjm+rpq2gS+2k2BNaGNkxC8Euszh6M6Ah7p95yk1MEZSvPe5DOvnR DuYbq43y1yAdG3wCpqFbgmmpcvI1rR7pdzRTsQwBtjYpTJmcurVNX0W4QyTzLNDBgeog EV/OT7cL9paXA3o1hNs842ffjBWBEAQTse/F1Fzpq3kcFh42W3gyKrI5pVB4EjWjz4tS 3+fg== X-Forwarded-Encrypted: i=1; AJvYcCWGDs4mfavvPOl534xcwHIoVPk5PoF74NknlqjuZ2Cy+W4b3wta7spVeDungVdCtvhxHXw3NjEuiPvXwV7UmA==@lists.infradead.org X-Gm-Message-State: AOJu0Yww8jlJIkHA/ER0xAHEKJX86FGxyT1aU6Vzy6Z5HWWzhYvAtz31 E25bFhsRgyg0uYbDroj+pbfRJYS7lK9MtPGQrXchH/t5DGQH4FmgDyK8 X-Gm-Gg: ASbGncsPEqBek7ORXXDvu7wSRPBFiO44LOybIiF9lgOG4MttXDfQDDVsl+R59m7+FoL ugP2+8fcE6+BkJIVuQfo4gy5Xc0PEKbas6CfofI2hJL/ZF9p6EJMaASB7nNJsfFuQSTF3mHulb0 Zpyn28+Kc8Bv5ngY6jogT1UohVphwzCKHYVCs3IhOZ+Q59TfCWUU7KO8hn6AJj9DTlDX6LtVU0u vZhrlqqldZzbjXsXIrhC/+9pHx1abXbEWb2lyMH3HsaD9YLqbzuTccSfwZAQ41jQLPHNVIy1UK8 hTma5rC0lwydxxIietX7Wt71AwDZ8MEotMYlJTamo5rg7WSFpjLIBaDFYbqm86NJPE7/gGcDqoP ia4O/RnjPrtisr3IX2KA/f2lCVnAnX6YaQx8RXswrEjAKjU3S/fpaX1A7QY/4mmlRaH5PHW8= X-Google-Smtp-Source: AGHT+IH5kAD2sV8JqATkM/kJOCATJRBHmfxFLBLVdZOvAKJbVuLOXp5+JmIJiclyzZmzO6hm9RRH8w== X-Received: by 2002:a05:600c:c162:b0:45d:e110:e673 with SMTP id 5b1f17b1804b1-467e63be4d0mr58650795e9.4.1758368474689; Sat, 20 Sep 2025 04:41:14 -0700 (PDT) Received: from Ansuel-XPS24 (host-95-249-236-54.retail.telecomitalia.it. [95.249.236.54]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-4613e754140sm161724365e9.21.2025.09.20.04.41.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 20 Sep 2025 04:41:14 -0700 (PDT) From: Christian Marangi To: Ryder Lee , Jianjun Wang , Lorenzo Pieralisi , =?UTF-8?q?Krzysztof=20Wilczy=C5=84ski?= , Manivannan Sadhasivam , Rob Herring , Bjorn Helgaas , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Christian Marangi , linux-pci@vger.kernel.org, linux-mediatek@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 2/2] dt-bindings: PCI: mediatek: Add support for Airoha AN7583 Date: Sat, 20 Sep 2025 13:41:02 +0200 Message-ID: <20250920114103.16964-2-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20250920114103.16964-1-ansuelsmth@gmail.com> References: <20250920114103.16964-1-ansuelsmth@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250920_044116_906171_55E0A3EC X-CRM114-Status: GOOD ( 12.81 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Introduce Airoha AN7583 SoC compatible in mediatek PCIe controller binding. Similar to GEN3, the Airoha AN7583 GEN2 PCIe controller require the PBUS csr property to permit the correct functionality of the PCIe controller. Signed-off-by: Christian Marangi --- .../bindings/pci/mediatek-pcie.yaml | 113 ++++++++++++++++++ 1 file changed, 113 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/mediatek-pcie.yaml b/Documentation/devicetree/bindings/pci/mediatek-pcie.yaml index f6c391c4add2..77fd4907b134 100644 --- a/Documentation/devicetree/bindings/pci/mediatek-pcie.yaml +++ b/Documentation/devicetree/bindings/pci/mediatek-pcie.yaml @@ -20,6 +20,7 @@ properties: - items: - const: airoha,en7523-pcie - const: mediatek,mt7622-pcie + - const: airoha,an7583-pcie reg: minItems: 1 @@ -62,6 +63,17 @@ properties: power-domains: maxItems: 1 + mediatek,pbus-csr: + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: phandle to pbus-csr syscon + - description: offset of pbus-csr base address register + - description: offset of pbus-csr base address mask register + description: + Phandle with two arguments to the syscon node used to detect if + a given address is accessible on PCIe controller. + '#interrupt-cells': const: 1 @@ -146,6 +158,8 @@ allOf: - const: pcie-phy1 - const: pcie-phy2 + mediatek,pbus-csr: false + required: - resets - reset-names @@ -186,6 +200,8 @@ allOf: items: - enum: [ pcie-phy0, pcie-phy1 ] + mediatek,pbus-csr: false + required: - interrupts - interrupt-names @@ -228,6 +244,8 @@ allOf: phy-names: false + mediatek,pbus-csr: false + required: - interrupts - interrupt-names @@ -271,6 +289,8 @@ allOf: items: - enum: [ pcie-phy0, pcie-phy1 ] + mediatek,pbus-csr: false + required: - interrupts - interrupt-names @@ -308,10 +328,50 @@ allOf: power-domain: false + mediatek,pbus-csr: false + + required: + - interrupts + - interrupt-names + - interrupt-controller + + - if: + properties: + compatible: + const: airoha,an7583-pcie + then: + properties: + reg: + maxItems: 1 + + reg-names: + const: port1 + + clocks: + maxItems: 1 + + clock-names: + const: sys_ck1 + + reset: + maxItems: 1 + + reset-names: + const: pcie-rst1 + + phys: + maxItems: 1 + + phy-names: + const: pcie-phy1 + + power-domain: false + required: - interrupts - interrupt-names - interrupt-controller + - mediatek,pbus-csr unevaluatedProperties: false @@ -562,3 +622,56 @@ examples: }; }; }; + + # AN7583 + - | + #include + #include + #include + + soc_3 { + #address-cells = <2>; + #size-cells = <2>; + + pcie@1fa92000 { + compatible = "airoha,an7583-pcie"; + device_type = "pci"; + linux,pci-domain = <1>; + #address-cells = <3>; + #size-cells = <2>; + + reg = <0x0 0x1fa92000 0x0 0x1670>; + reg-names = "port1"; + + clocks = <&scuclk EN7523_CLK_PCIE>; + clock-names = "sys_ck1"; + + phys = <&pciephy>; + phy-names = "pcie-phy1"; + + ranges = <0x02000000 0 0x24000000 0x0 0x24000000 0 0x4000000>; + + resets = <&scuclk>; /* AN7583_PCIE1_RST */ + reset-names = "pcie-rst1"; + + mediatek,pbus-csr = <&pbus_csr 0x8 0xc>; + + interrupts = ; + interrupt-names = "pcie_irq"; + bus-range = <0x00 0xff>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie_intc1 0>, + <0 0 0 2 &pcie_intc1 1>, + <0 0 0 3 &pcie_intc1 2>, + <0 0 0 4 &pcie_intc1 3>; + + status = "disabled"; + + pcie_intc1_4: interrupt-controller { + interrupt-controller; + #address-cells = <0>; + #interrupt-cells = <1>; + }; + }; + }; -- 2.51.0