From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id DE317C98321 for ; Fri, 25 Sep 2026 18:25:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:To:From:Reply-To: Cc:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=RZXcrD1S7/I6W/aF1UhtK1+p0qebXOrwfnsiC5xoqRI=; b=FXFllBAxTR1CnY83GxBqiqgprr HF08xzJfRTLbDZkIn7bZExjTRdRm7cLOnMkzo+WmkrfJsm20OFP+xwRJehez/RDITgIU0AG5q/SBx uQEJnAmXlDu+nDaGuWdPac4p1eJXgUWlmZaO30b5+MX8wrrVagYQ7kF5iUHlGCqhqRQJxkSDnGy+s QhZZZGKImTuChGklZThhahO7sJrbg+ndp8BaoHDq5nWXC+ZIxncg9AtKdHSSHdkeoYedU3nXoSgK7 fdxbvHV06/OPWabPMwBKClCE1UNLwRg9UXKh5E1MX2hermS0C8n5sVm9+zQyPajgwts+8PKcAGS5E lPZMN8lw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1xAAbb-0000000E8D6-3Qri; Fri, 25 Sep 2026 18:25:07 +0000 Received: from mail-wm2-x11.google.com ([2a00:1450:4864:31::11]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1xAAbR-0000000E84O-1CQy for linux-mediatek@lists.infradead.org; Fri, 25 Sep 2026 18:24:58 +0000 Received: by mail-wm2-x11.google.com with SMTP id 5b1f17b1804b1-49e6c0fce17so6546815e9.1 for ; Fri, 25 Sep 2026 11:24:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1790360696; x=1790965496; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to:content-type; bh=RZXcrD1S7/I6W/aF1UhtK1+p0qebXOrwfnsiC5xoqRI=; b=QNDD9QESx5aTJXGo27gKxQ5JWwTwHGt8nQGFUMebDwP+vR/tnj87eOtxg6MO6FxuHi 8dMb8hpeKKtB4skNSAv44rusBv72ghiXERWDLKTXJYYGlz7Gjgl6gQYSwAXMwGdiH5zJ Efta8S6dArI8ZUi/Tq6ZVjrzMuGMn/XOVqDGIG8YBIqCNcfSRDmJ87KaHTuxv79L1Kpq 9k3WhBbvWhxME2Sh5iXDwcVMCwITl9+he8qCmzJxPwpGAxZ4u4OKuRKXvi3U3B06nCY6 kIjCU72qeXrsJJiELMG+C5m/PEbqrGmWZKFReoXwWe+8m/l8wwA2Tv0rBcVX//3ptxmk Ielg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790360696; x=1790965496; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to:content-type; bh=RZXcrD1S7/I6W/aF1UhtK1+p0qebXOrwfnsiC5xoqRI=; b=ieoGPQ/GYz3re5LFccC50IWmiPoA7t0IrtwhC/dFf+TQb3oaBQzpC/y+QEfnpwVREH GpY0dAHA5s0xg8pefC162BO2tur0Yey76vZ52CtpiEnovm4ftFQ20knam+SRkM7ElxWI 8ET752jHQHSEXC9+BrF30ultXNVn3AkS9LqnFGU+Bw0W+cH2RbF+c6cseWNCbODJzksY bx2hZGw5KlcjG9LyIOT0yEnSA39J3ZPfNFwOm2erJHqCprkdnBcMpGRVa0/LXWvYrqdW eNkrvXhhKjoZGWLPaCqEWXZ6RuTWAfIREGtQW/2BhrDE1a6IzVoPbxY0SA4cY8A1gqSN pC6g== X-Forwarded-Encrypted: i=1; AKwUvBxyfSCy/jWdCyq/aRpQH+8yDERk7aDhx8r0AdlOtqfyjmwuF1ufNcqyc9XmKlnp/05ttjTWKlEnrKVpFyA07g==@lists.infradead.org X-Gm-Message-State: AFuF++nxV86i84diZy8PqU9DYbloffIwrQI/7yqoMI404e2eQuBWCOwp EYma8u+f6HC3Qc2sN6kmX5GBcdpi/MYadPzMeQ6q6s6h+fG7jJMuMzRY X-Gm-Gg: AYBFou04OuukwsL/7IPqtiKRlhIemvY3yShe6Y7tf0v0M+wXkwypNa8pMU+XHEpcTwl rawyaoHVqYD3NbjeeaPhMItiRguGH0Ie3rWtbiYt8e4qVbeYBnI9D1b5ulqMzQt1bNCqgjGveGG QQdY+dBsxSmhhdwzpMF1qGQ0p9bBcZIGuqj7XGgcHWS4XKOOmYTZOS2zTF33PGYx91i1xLCApkB eL5FzCMFwXPMUrYBg9AXLCbG+BBMBwBFqjVrF/2muqUcBOjdj3voV/b0MTrktE/yCgOau8u1lXD PG3hifBMav7DEjGmVdi0/bghXizfnP5S4PYg29vqYTbwRKErAf7BxtwSQ7aVy3oheO7gxGtZ4qe nFm0bnUs1GV/8LSTuswTeooYN7fstZddB61WjWg0tD+10fT8dh6evIqRXztFbwPwgbYLTWZJAt+ iVVHHqPqR77qvDbF5Z4vFoK3w17zuEGs+2+XyHIB/bZtYXCuGc4AbKKFaQj339EyESjMlbLnome ohQ9uhWWaezfkuq1ee2DWWHjIANCp4MSmpGDjcvKZEjviABWsji4SLlaJ+ZXNjo X-Received: by 2002:a05:600c:6994:b0:49f:dc71:e609 with SMTP id 5b1f17b1804b1-49fe66e6468mr115600995e9.20.1790360695684; Fri, 25 Sep 2026 11:24:55 -0700 (PDT) Received: from Ansuel-XPS24.localdomain (host-79-29-83-136.business.telecomitalia.it. [79.29.83.136]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-49fe5dfa6a7sm266231245e9.12.2026.09.25.11.24.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Sep 2026 11:24:53 -0700 (PDT) From: Christian Marangi To: Christian Marangi , Lee Jones , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Vladimir Oltean , Matthias Brugger , AngeloGioacchino Del Regno , "Chester A. Unal" , Daniel Golle , Heiner Kallweit , Russell King , Simon Horman , linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, netdev@vger.kernel.org, mfd@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH net-next v23 2/9] dt-bindings: net: Document support for AN8855 Switch Internal PHY Date: Fri, 25 Sep 2026 20:24:24 +0200 Message-ID: <20260925182435.21207-3-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260925182435.21207-1-ansuelsmth@gmail.com> References: <20260925182435.21207-1-ansuelsmth@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260925_112457_377828_37B8B13B X-CRM114-Status: GOOD ( 15.22 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Document support for AN8855 Switch Internal PHY. Airoha AN8855 is a 5-port Gigabit Switch that expose the Internal PHYs on the MDIO bus. Each PHY might need to be calibrated to correctly work with the use of the eFUSE provided by the Switch SoC. This can be enabled by defining in the PHY node the NVMEM cell properties. Signed-off-by: Christian Marangi Reviewed-by: Rob Herring (Arm) --- .../bindings/net/airoha,an8855-phy.yaml | 83 +++++++++++++++++++ 1 file changed, 83 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml diff --git a/Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml b/Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml new file mode 100644 index 000000000000..d2f86116badf --- /dev/null +++ b/Documentation/devicetree/bindings/net/airoha,an8855-phy.yaml @@ -0,0 +1,83 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/net/airoha,an8855-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Airoha AN8855 Switch Internal PHY + +maintainers: + - Christian Marangi + +description: > + Airoha AN8855 is a 5-port Gigabit Switch that expose the Internal + PHYs on the MDIO bus. + + Each PHY might need to be calibrated to correctly work with the + use of the eFUSE provided by the Switch SoC. + +allOf: + - $ref: ethernet-phy.yaml# + +select: + properties: + compatible: + contains: + enum: + - ethernet-phy-idc0ff.0410 + required: + - compatible + +properties: + reg: + maxItems: 1 + + nvmem-cells: + items: + - description: phandle to SoC eFUSE tx_a + - description: phandle to SoC eFUSE tx_b + - description: phandle to SoC eFUSE tx_c + - description: phandle to SoC eFUSE tx_d + + nvmem-cell-names: + items: + - const: tx_a + - const: tx_b + - const: tx_c + - const: tx_d + +required: + - compatible + - reg + +dependentRequired: + nvmem-cells: [ nvmem-cell-names ] + +unevaluatedProperties: false + +examples: + - | + mdio { + #address-cells = <1>; + #size-cells = <0>; + + ethernet-phy@1 { + compatible = "ethernet-phy-idc0ff.0410", + "ethernet-phy-ieee802.3-c45"; + + reg = <1>; + }; + + ethernet-phy@2 { + compatible = "ethernet-phy-idc0ff.0410", + "ethernet-phy-ieee802.3-c45"; + + reg = <2>; + + nvmem-cells = <&shift_sel_port0_tx_a>, + <&shift_sel_port0_tx_b>, + <&shift_sel_port0_tx_c>, + <&shift_sel_port0_tx_d>; + nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d"; + }; + }; -- 2.55.0