From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C7B74606A337 for ; Thu, 5 Nov 2026 19:55:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=lists.infradead.org header.i=@lists.infradead.org header.a=rsa-sha256 header.s=bombadil.20210309 header.b=f4BZ4diJ; dkim=pass (2048-bit key, unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=TYRftS+E DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Unsubscribe-Post: List-Owner; bh=kSakqCvIRYmZp4Kah4XkFCmivNJpbW+r8furabcNvo4=; b=f4BZ4diJC5kftc npqxCoCpQwxZrm5lURkXwkR8f/x00SDS1oHVRf6K1eBP6CQ7jLODd7Vxf7+yoPyYNoiCpHXMMX0MT fn2yw8+wsI/cAUEJjGY3j3fYNxSeWnur2HdIeYBUJ++f49xSXwVqEBI2ROrL7I3QEea/Baa0xBpsf FSp/uTs3cIkJBZaJZPM5YbLXuHVz+3Fd/puyPqFu+VJQaGBbRlxYqpVE0aKI8jYbFliTTUSHBhn+s QlGq61PzQHhWjQ/uyBFaAiTjNeu9VNywm58DkjlYZqPkvpGYqrXF5oz+Tk+xhDSjV2WPB34+ktrrQ WxwbWdOlKRXYsyNGHWpw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.100.1 #2 (Red Hat Linux)) id 1xP3Yw-0000000AS5z-25FF; Thu, 05 Nov 2026 19:55:54 +0000 Received: from mail-wm1-x32b.google.com ([2a00:1450:4864:20::32b]) by bombadil.infradead.org with esmtps (Exim 4.100.1 #2 (Red Hat Linux)) id 1xP3YM-0000000ARuV-3ul3 for linux-mediatek@lists.infradead.org; Thu, 05 Nov 2026 19:55:30 +0000 Received: by mail-wm1-x32b.google.com with SMTP id 5b1f17b1804b1-4a20a37703bso17679255e9.1 for ; Thu, 05 Nov 2026 11:55:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20260707; t=1793908517; x=1794513317; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=kSakqCvIRYmZp4Kah4XkFCmivNJpbW+r8furabcNvo4=; b=TYRftS+Eft2N7HMfIZuIpsGKDfinjeiz8RfBwgGwj+JZ5Q41Xef4TRCve9Prbl+XEp HOuD48bzV9PHFFsVwlJiCGclZ8Q+Ro0SmqLmWc8aW4hv405YQzlsmsssDAcJB9ihp/tO h7HRbOfJ11FuD2UB4gmGa7v4oA1npH75DeJNNUYwKYYxJd0EV4kdnVWJcUfbxg03lXUu ZXNsxuCUlzZIBADuLGttkXEcVq5yU5z5Gbl9UFQpt3Q6wFZuG1fHwRFhWBW6VIwEz6kV ke9Xd+A2ohZRE3Pk0PkBmk3imXpYHnFeFFnboewkyIr5bgAaFU2kUYSja7SighBl6ymk y/4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1793908517; x=1794513317; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=kSakqCvIRYmZp4Kah4XkFCmivNJpbW+r8furabcNvo4=; b=oZpY3x7mWAHRHjH+mjANfllWpwoVRdpqRq2Gye4igd0EOHWiSeidcYJwk69XIuDFr/ lqoQX+tJ79ygs8X47OVM4+cj7COxg/cRt0uTmrlzEnB0BH8wy9Q913cfEaLjwMEsN14h 8gLglaWW+KHa+3/eM8RNGxwRj1bHX/OQI78iwot0JV7GanEC3fESKKNZhW7sYv171PsS 9zvBdti/eVaBCBNLU0HNXt8sQHvVg7hnSBNaNQcKfM+JXuLQ2HB7X6npZ0C9W09+993X 05BIVU159gTw4cWDLFCvzFvxHND8h3N8+2b5Hqki58nt9DosDBct9q56oejw50Wo3zkx Ll/Q== X-Gm-Message-State: APuU4Z8pYY7dFjYepKIfLB3BR5PJHxn6QMDXnQjVURboPjj1xMo9jvMk eycWKEGeGzPZFGn3aW16OoORVpqs/XiTG2XxTS/1cSNHwiw9vz0hNZ41kd9MUBNwnCI= X-Gm-Gg: AYBFou1XWPaCPh5kO/KZRciriTOOR31oHr7HUfInWmjraXCL6mi7m6XFLPwuJOU8oYf s1ZoOwZUYcV/NrboYHgF3oYIDK7Lsf89XeoFt+XMAPqAHgceT5BT36cH5zEWwxw0qXmIu1+1p4Y lYy2Mn8kK/3Piz5XtBeR2mr/0mUXGEBv4VyKW0zg92GpkHz/N0ZnpIod7HFWu44cJ0rD9Hbk7OZ fMybu0IKeYv0jgOZq75JazQN11j/wdpVrDfTj/DI+5bqKyOgRnbue8UD0GbLXggArTjM8b/+mpy 6gJ1vbZqW6RBSNc8c0wOb/nerLBf0iTPOKI86faDo3iDQURQZ+QLjJ19zL5qPbyMP7kRfvjbley EHxsZXo/qgByi5TY2QBOjKwUHDQ/zp4DlLI0TQC9rNZ826MCoysgAfCKfufAWOj4wGSH1irb0Sj Yu0Nter9SM+rxcVo0t12l6ooaLNPN+Pupkc7w2ljxNZ+oFj7hb51IIFXaCgXZSt+pCY2OW8PjoA 5l28wmOy3McTmFyx34QgEICRnyz0MAl45pAB9YaoXPtCKnBJNzCFAVabr2IIpsJvShCFxyMTSKI QqvuOhF1ic3XhEnTgQCaJppx X-Received: by 2002:a05:600c:871b:b0:4a1:e57b:667c with SMTP id 5b1f17b1804b1-4b6df5e87f8mr2566715e9.26.1793908517156; Thu, 05 Nov 2026 11:55:17 -0800 (PST) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4b5725fb0d1sm83862895e9.8.2026.11.05.11.55.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Nov 2026 11:55:16 -0800 (PST) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Val Packett , Luca Leonardo Scorcia , AngeloGioacchino Del Regno , Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , Dmitry Torokhov , Lee Jones , Sean Wang , Linus Walleij , Fabien Parent , Akari Tsuyukusa , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-input@vger.kernel.org, mfd@lists.linux.dev, linux-gpio@vger.kernel.org Subject: [PATCH v12 8/8] arm64: dts: mediatek: Add MediaTek MT6392 PMIC dtsi Date: Thu, 5 Nov 2026 20:50:28 +0100 Message-ID: <20261105195206.3440-6-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20261105195206.3440-1-l.scorcia@gmail.com> References: <20261105195206.3440-1-l.scorcia@gmail.com> X-Archived-By: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20261105_115520_421494_2EBA85C8 X-CRM114-Status: GOOD ( 17.02 ) X-Spam-Score: -2.1 (--) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Linux-mediatek" X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FORGED_FROMDOMAIN, FREEMAIL_FROM,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, USER_AGENT_GIT autolearn=ham autolearn_force=no version=4.0.1 X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on aws-us-west-2-korg-listserv-alma10-1 From: Val Packett Add the dtsi to be included by all boards using the MT6392 PMIC, providing support for regulator, keys, pinctrl and RTC. Import the new file in the shared device tree for the Pumpkin boards and declare the regulators that must be enabled at boot for proper operation. Signed-off-by: Val Packett Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- arch/arm64/boot/dts/mediatek/mt6392.dtsi | 145 ++++++++++++++++++ .../boot/dts/mediatek/pumpkin-common.dtsi | 82 ++++++++++ 2 files changed, 227 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt6392.dtsi diff --git a/arch/arm64/boot/dts/mediatek/mt6392.dtsi b/arch/arm64/boot/dts/mediatek/mt6392.dtsi new file mode 100644 index 000000000000..cc4770d70246 --- /dev/null +++ b/arch/arm64/boot/dts/mediatek/mt6392.dtsi @@ -0,0 +1,145 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2019 MediaTek Inc. + * Copyright (c) 2024 Val Packett + * Copyright (c) 2026 Luca Leonardo Scorcia + */ + +#include +#include + +&pwrap { + pmic: pmic { + compatible = "mediatek,mt6392"; + interrupt-controller; + #interrupt-cells = <2>; + + mt6392keys: keys { + compatible = "mediatek,mt6392-keys"; + + key-power { + linux,keycodes = ; + wakeup-source; + }; + + key-home { + linux,keycodes = ; + wakeup-source; + }; + }; + + mt6392pio: pinctrl { + compatible = "mediatek,mt6392-pinctrl"; + + gpio-controller; + #gpio-cells = <2>; + }; + + mt6392regulators: regulators { + compatible = "mediatek,mt6392-regulator"; + + /* Fixed supply defined in the data sheet */ + avddldo-supply = <&mt6392_vsys_reg>; + + mt6392_vcore_reg: vcore { + regulator-allowed-modes = ; + }; + mt6392_vproc_reg: vproc { + regulator-allowed-modes = ; + }; + mt6392_vsys_reg: vsys { + regulator-allowed-modes = ; + }; + mt6392_vaud28_reg: vaud28 { + regulator-allowed-modes = ; + }; + mt6392_vxo22_reg: vxo22 { + regulator-allowed-modes = ; + }; + mt6392_vaud22_reg: vaud22 { + regulator-allowed-modes = ; + }; + mt6392_vadc18_reg: vadc18 { + regulator-allowed-modes = ; + }; + mt6392_vcama_reg: vcama { }; + mt6392_vcn35_reg: vcn35 { + regulator-allowed-modes = ; + }; + mt6392_vio28_reg: vio28 { + regulator-allowed-modes = ; + }; + mt6392_vusb_reg: vusb { + regulator-allowed-modes = ; + }; + mt6392_vmc_reg: vmc { + regulator-allowed-modes = ; + }; + mt6392_vmch_reg: vmch { + regulator-allowed-modes = ; + }; + mt6392_vemc3v3_reg: vemc3v3 { + regulator-allowed-modes = ; + }; + mt6392_vcamaf_reg: vcamaf { + regulator-allowed-modes = ; + }; + mt6392_vgp1_reg: vgp1 { + regulator-allowed-modes = ; + }; + mt6392_vgp2_reg: vgp2 { + regulator-allowed-modes = ; + }; + mt6392_vefuse_reg: vefuse { + regulator-allowed-modes = ; + }; + mt6392_vm25_reg: vm25 { + regulator-allowed-modes = ; + }; + mt6392_vdig18_reg: vdig18 { }; + mt6392_vm_reg: vm { + regulator-allowed-modes = ; + }; + mt6392_vio18_reg: vio18 { + regulator-allowed-modes = ; + }; + mt6392_vcn18_reg: vcn18 { + regulator-allowed-modes = ; + }; + mt6392_vcamd_reg: vcamd { + regulator-allowed-modes = ; + }; + mt6392_vcamio_reg: vcamio { + regulator-allowed-modes = ; + }; + mt6392_vrtc_reg: vrtc { }; + }; + + mt6392rtc: rtc { + compatible = "mediatek,mt6392-rtc", "mediatek,mt6323-rtc"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi b/arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi index 805fb82138a8..c6af3def4a29 100644 --- a/arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi +++ b/arch/arm64/boot/dts/mediatek/pumpkin-common.dtsi @@ -6,6 +6,8 @@ #include +#include "mt6392.dtsi" + / { aliases { serial0 = &uart0; @@ -160,6 +162,11 @@ &i2c2 { status = "okay"; }; +&pmic { + interrupt-parent = <&pio>; + interrupts = <28 IRQ_TYPE_LEVEL_HIGH>; +}; + &uart0 { status = "okay"; }; @@ -251,3 +258,78 @@ pins-eth { }; }; }; + +&mt6392_vcore_reg { + regulator-min-microvolt = <700000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vproc_reg { + regulator-min-microvolt = <700000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vsys_reg { + regulator-min-microvolt = <1400000>; + regulator-max-microvolt = <2987500>; + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vxo22_reg { + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vaud22_reg { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <2200000>; + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vaud28_reg { + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vadc18_reg { + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vio28_reg { + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vusb_reg { + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vmc_reg { + regulator-boot-on; +}; + +&mt6392_vmch_reg { + regulator-boot-on; +}; + +&mt6392_vemc3v3_reg { + regulator-boot-on; +}; + +&mt6392_vm_reg { + regulator-always-on; + regulator-boot-on; +}; + +&mt6392_vio18_reg { + regulator-always-on; + regulator-boot-on; +}; -- 2.43.0