From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 25C71C433FE for ; Wed, 23 Nov 2022 15:29:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: Content-Type:In-Reply-To:From:References:Cc:To:Subject:MIME-Version:Date: Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=ftqEzEHnnMvonMmmJPLx6q5CLZsq2t+9P9lW6KSyUwA=; b=EKDH9JKvSJDFZSij0zWZG1i5G3 Z2sY2vxrhIzuE1Vx1ugxziGaPp8sFec2/V2JOu5gPh7bwz0HZHy8/Ok9VjpHLaSFDejc2rMrRt80/ IUsCPFNOSQgT0m99+mtU2ofYWJZuC+WDx/M9NuiQmKtdnYxA62IdYUdQqcJy6V8zw7OOXd8it0mzq rMYYlcvUnK/JW/KGeGkAbLpg9LzBxVBNLkUQZ//nJI2ijddjOME/fQ/8zgZdRDYJI3isHkgujkKPL IkKCvt6JAgXFHWDg+95Hy/ByhDFhvUSS5rfGteiGdcgbJqOZo2rzra+vF8ZRB4m//7EQphHPtSk5u KZ61FSiA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oxrgd-000R3r-I3; Wed, 23 Nov 2022 15:29:19 +0000 Received: from mail-wm1-x32f.google.com ([2a00:1450:4864:20::32f]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oxrgA-000QvM-TU; Wed, 23 Nov 2022 15:28:52 +0000 Received: by mail-wm1-x32f.google.com with SMTP id a11-20020a05600c2d4b00b003cf6f5fd9f1so1540242wmg.2; Wed, 23 Nov 2022 07:28:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=ftqEzEHnnMvonMmmJPLx6q5CLZsq2t+9P9lW6KSyUwA=; b=akBjQxkV1kzp7iW2Bc6yWhwVg7siLcSntAvammjB8aPCVEUX0FEVKdffeYYcV682IQ M3MrwaQ7SdFzlqx7PjEtQrdwyft/XmWExSmSpzirEAG7iswC/E60w+B1pjYdhDq4Vpyq cQvXg+ChFKI8uUjT4atzfzK5IiZZGsF8hxkhrxouXgepRbPVQ3FyC5i2Ps1tayi6diyL Ce8X1CW02MLnZzUM5eUaj3xKv9LHKnm5DCGelrA+VLJw915ZJ77/4zoNJPWcaYBzMur0 PTJsMyy8YyGN4zpoTtaSPYBgQukqQVnNd3xBWL8zmzFfotVS2B8yncFtDgS2Iw6P9W1T INYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=ftqEzEHnnMvonMmmJPLx6q5CLZsq2t+9P9lW6KSyUwA=; b=xQ5IwttY/2AdAAlmKv5CXGpYHf97edIDxdl3HivrG06zq49epRcqS40wjhvQ9vPJNY CddqLji0gG1Vd8UzNX6cCCwGRjIaL0nJspinT0/o5qxFObaZskLsvsPbS9wFzDeUbs+p 21nwniUmaBotdDJKzvFCkpnejGJzChjIpT9l80PUgk+R9JF6Mac53j2gqEGSYm76xHV3 fiV5wvYaNhylY1arbSdMjBvo5SIssFJygCa13GWdxLjSveZaLx2gGnxzXIHNTwu1oUA1 nYHIh7WjipWzH/fV31a5zrEX9eHTABiLvnIQD0cP6q5a1t171fLW+A2IjZzKa6YmNd2g ohxw== X-Gm-Message-State: ANoB5pnvpD0V6CjHeV2qLmRsRwisUooCx9lelQpCUHsKbtz6ydcsr3rM VU2SV8BefYNFVC6/CiprkjI= X-Google-Smtp-Source: AA0mqf5f1bJQd/kk45F2Ul+AxbhB4M3fRPov9KTjDa55p+XRKykCJ9GiF6HDxcwFeaMn0RXT5OVtMg== X-Received: by 2002:a05:600c:1e12:b0:3cf:9ad3:a20e with SMTP id ay18-20020a05600c1e1200b003cf9ad3a20emr9388507wmb.151.1669217327267; Wed, 23 Nov 2022 07:28:47 -0800 (PST) Received: from [192.168.1.131] ([207.188.167.132]) by smtp.gmail.com with ESMTPSA id g26-20020adfa49a000000b002366e3f1497sm17316267wrb.6.2022.11.23.07.28.45 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 23 Nov 2022 07:28:46 -0800 (PST) Message-ID: <3e4bf9b4-ad17-6854-a3f7-92ba88d229ad@gmail.com> Date: Wed, 23 Nov 2022 16:28:45 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.4.2 Subject: Re: [PATCH v2 3/5] arm64: dts: mt8186: Add IOMMU and SMI nodes Content-Language: en-US To: Allen-KH Cheng , Greg Kroah-Hartman , Rob Herring , Krzysztof Kozlowski Cc: Project_Global_Chrome_Upstream_Group@mediatek.com, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, hsinyi@chromium.org References: <20221123135531.23221-1-allen-kh.cheng@mediatek.com> <20221123135531.23221-4-allen-kh.cheng@mediatek.com> From: Matthias Brugger In-Reply-To: <20221123135531.23221-4-allen-kh.cheng@mediatek.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221123_072851_023505_08B4188E X-CRM114-Status: GOOD ( 14.48 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org On 23/11/2022 14:55, Allen-KH Cheng wrote: > Add iommu and smi nodes for mt8186 SoC. > > Signed-off-by: Allen-KH Cheng Applied thanks! > --- > arch/arm64/boot/dts/mediatek/mt8186.dtsi | 173 +++++++++++++++++++++++ > 1 file changed, 173 insertions(+) > > diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi > index 2b03a342b8db..c0481f0dc527 100644 > --- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi > +++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi > @@ -7,6 +7,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -947,24 +948,113 @@ > #reset-cells = <1>; > }; > > + smi_common: smi@14002000 { > + compatible = "mediatek,mt8186-smi-common"; > + reg = <0 0x14002000 0 0x1000>; > + clocks = <&mmsys CLK_MM_SMI_COMMON>, <&mmsys CLK_MM_SMI_COMMON>, > + <&mmsys CLK_MM_SMI_GALS>, <&mmsys CLK_MM_SMI_GALS>; > + clock-names = "apb", "smi", "gals0", "gals1"; > + power-domains = <&spm MT8186_POWER_DOMAIN_DIS>; > + }; > + > + larb0: smi@14003000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x14003000 0 0x1000>; > + clocks = <&mmsys CLK_MM_SMI_COMMON>, > + <&mmsys CLK_MM_SMI_COMMON>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <0>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_DIS>; > + }; > + > + larb1: smi@14004000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x14004000 0 0x1000>; > + clocks = <&mmsys CLK_MM_SMI_COMMON>, > + <&mmsys CLK_MM_SMI_COMMON>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <1>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_DIS>; > + }; > + > + iommu_mm: iommu@14016000 { > + compatible = "mediatek,mt8186-iommu-mm"; > + reg = <0 0x14016000 0 0x1000>; > + clocks = <&mmsys CLK_MM_SMI_IOMMU>; > + clock-names = "bclk"; > + interrupts = ; > + mediatek,larbs = <&larb0 &larb1 &larb2 &larb4 > + &larb7 &larb8 &larb9 &larb11 > + &larb13 &larb14 &larb16 &larb17 > + &larb19 &larb20>; > + power-domains = <&spm MT8186_POWER_DOMAIN_DIS>; > + #iommu-cells = <1>; > + }; > + > wpesys: clock-controller@14020000 { > compatible = "mediatek,mt8186-wpesys"; > reg = <0 0x14020000 0 0x1000>; > #clock-cells = <1>; > }; > > + larb8: smi@14023000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x14023000 0 0x1000>; > + clocks = <&wpesys CLK_WPE_SMI_LARB8_CK_EN>, > + <&wpesys CLK_WPE_SMI_LARB8_CK_EN>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <8>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_WPE>; > + }; > + > imgsys1: clock-controller@15020000 { > compatible = "mediatek,mt8186-imgsys1"; > reg = <0 0x15020000 0 0x1000>; > #clock-cells = <1>; > }; > > + larb9: smi@1502e000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1502e000 0 0x1000>; > + clocks = <&imgsys1 CLK_IMG1_GALS_IMG1>, > + <&imgsys1 CLK_IMG1_LARB9_IMG1>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <9>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_IMG>; > + }; > + > imgsys2: clock-controller@15820000 { > compatible = "mediatek,mt8186-imgsys2"; > reg = <0 0x15820000 0 0x1000>; > #clock-cells = <1>; > }; > > + larb11: smi@1582e000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1582e000 0 0x1000>; > + clocks = <&imgsys1 CLK_IMG1_LARB9_IMG1>, > + <&imgsys2 CLK_IMG2_LARB9_IMG2>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <11>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_IMG2>; > + }; > + > + larb4: smi@1602e000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1602e000 0 0x1000>; > + clocks = <&vdecsys CLK_VDEC_LARB1_CKEN>, > + <&vdecsys CLK_VDEC_LARB1_CKEN>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <4>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_VDEC>; > + }; > + > vdecsys: clock-controller@1602f000 { > compatible = "mediatek,mt8186-vdecsys"; > reg = <0 0x1602f000 0 0x1000>; > @@ -977,12 +1067,65 @@ > #clock-cells = <1>; > }; > > + larb7: smi@17010000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x17010000 0 0x1000>; > + clocks = <&vencsys CLK_VENC_CKE1_VENC>, > + <&vencsys CLK_VENC_CKE1_VENC>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <7>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_VENC>; > + }; > + > camsys: clock-controller@1a000000 { > compatible = "mediatek,mt8186-camsys"; > reg = <0 0x1a000000 0 0x1000>; > #clock-cells = <1>; > }; > > + larb13: smi@1a001000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1a001000 0 0x1000>; > + clocks = <&camsys CLK_CAM2MM_GALS>, <&camsys CLK_CAM_LARB13>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <13>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_CAM>; > + }; > + > + larb14: smi@1a002000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1a002000 0 0x1000>; > + clocks = <&camsys CLK_CAM2MM_GALS>, <&camsys CLK_CAM_LARB14>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <14>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_CAM>; > + }; > + > + larb16: smi@1a00f000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1a00f000 0 0x1000>; > + clocks = <&camsys CLK_CAM_LARB14>, > + <&camsys_rawa CLK_CAM_RAWA_LARBX_RAWA>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <16>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_CAM_RAWA>; > + }; > + > + larb17: smi@1a010000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1a010000 0 0x1000>; > + clocks = <&camsys CLK_CAM_LARB13>, > + <&camsys_rawb CLK_CAM_RAWB_LARBX_RAWB>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <17>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_CAM_RAWB>; > + }; > + > camsys_rawa: clock-controller@1a04f000 { > compatible = "mediatek,mt8186-camsys_rawa"; > reg = <0 0x1a04f000 0 0x1000>; > @@ -1001,10 +1144,40 @@ > #clock-cells = <1>; > }; > > + larb2: smi@1b002000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1b002000 0 0x1000>; > + clocks = <&mdpsys CLK_MDP_SMI0>, <&mdpsys CLK_MDP_SMI0>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <2>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_DIS>; > + }; > + > ipesys: clock-controller@1c000000 { > compatible = "mediatek,mt8186-ipesys"; > reg = <0 0x1c000000 0 0x1000>; > #clock-cells = <1>; > }; > + > + larb20: smi@1c00f000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1c00f000 0 0x1000>; > + clocks = <&ipesys CLK_IPE_LARB20>, <&ipesys CLK_IPE_LARB20>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <20>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_IPE>; > + }; > + > + larb19: smi@1c10f000 { > + compatible = "mediatek,mt8186-smi-larb"; > + reg = <0 0x1c10f000 0 0x1000>; > + clocks = <&ipesys CLK_IPE_LARB19>, <&ipesys CLK_IPE_LARB19>; > + clock-names = "apb", "smi"; > + mediatek,larb-id = <19>; > + mediatek,smi = <&smi_common>; > + power-domains = <&spm MT8186_POWER_DOMAIN_IPE>; > + }; > }; > };