From: "CK Hu (胡俊光)" <ck.hu@mediatek.com>
To: AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>,
"chunkuang.hu@kernel.org" <chunkuang.hu@kernel.org>
Cc: "robh@kernel.org" <robh@kernel.org>,
"jie.qiu@mediatek.com" <jie.qiu@mediatek.com>,
"tzimmermann@suse.de" <tzimmermann@suse.de>,
"simona@ffwll.ch" <simona@ffwll.ch>,
"mripard@kernel.org" <mripard@kernel.org>,
"Jitao Shi (石记涛)" <jitao.shi@mediatek.com>,
"linux-mediatek@lists.infradead.org"
<linux-mediatek@lists.infradead.org>,
"dri-devel@lists.freedesktop.org"
<dri-devel@lists.freedesktop.org>,
"maarten.lankhorst@linux.intel.com"
<maarten.lankhorst@linux.intel.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"kernel@collabora.com" <kernel@collabora.com>,
"dmitry.baryshkov@linaro.org" <dmitry.baryshkov@linaro.org>,
"krzk+dt@kernel.org" <krzk+dt@kernel.org>,
"Lewis Liao (廖柏鈞)" <Lewis.Liao@mediatek.com>,
"p.zabel@pengutronix.de" <p.zabel@pengutronix.de>,
"conor+dt@kernel.org" <conor+dt@kernel.org>,
"TommyYL Chen (陳彥良)" <TommyYL.Chen@mediatek.com>,
"Ives Chenjh (陳俊弘)" <Ives.Chenjh@mediatek.com>,
"airlied@gmail.com" <airlied@gmail.com>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"matthias.bgg@gmail.com" <matthias.bgg@gmail.com>,
"Jason-JH Lin (林睿祥)" <Jason-JH.Lin@mediatek.com>,
"junzhi.zhao@mediatek.com" <junzhi.zhao@mediatek.com>
Subject: Re: [PATCH v5 06/34] drm/mediatek: Add support for MT8195 Digital Parallel Interface
Date: Fri, 24 Jan 2025 09:00:11 +0000 [thread overview]
Message-ID: <c729539dae9bc882574ea9e1048e0fd23b4c5aca.camel@mediatek.com> (raw)
In-Reply-To: <20250113145232.227674-7-angelogioacchino.delregno@collabora.com>
Hi, Angelo:
On Mon, 2025-01-13 at 15:52 +0100, AngeloGioacchino Del Regno wrote:
> External email : Please do not click links or open attachments until you have verified the sender or the content.
>
>
> Add support for the DPI block found in the MT8195 and MT8188 SoCs.
> Inside of the SoC, this block is directly connected to the HDMI IP.
>
> Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
> ---
> drivers/gpu/drm/mediatek/mtk_dpi.c | 55 ++++++++++++++++++++++---
> drivers/gpu/drm/mediatek/mtk_dpi_regs.h | 6 +++
> drivers/gpu/drm/mediatek/mtk_drm_drv.c | 2 +
> 3 files changed, 58 insertions(+), 5 deletions(-)
>
> diff --git a/drivers/gpu/drm/mediatek/mtk_dpi.c b/drivers/gpu/drm/mediatek/mtk_dpi.c
> index bb1a17f1384b..dca801f589c8 100644
> --- a/drivers/gpu/drm/mediatek/mtk_dpi.c
> +++ b/drivers/gpu/drm/mediatek/mtk_dpi.c
> @@ -145,6 +145,7 @@ struct mtk_dpi_factor {
> * @csc_enable_bit: Enable bit of CSC.
> * @pixels_per_iter: Quantity of transferred pixels per iteration.
> * @edge_cfg_in_mmsys: If the edge configuration for DPI's output needs to be set in MMSYS.
> + * @is_internal_hdmi: Specifies whether the DPI is internally connected to the HDMI block
MT8173 HDMI is also internal hdmi, so I think modification for this is not because of internal hdmi.
Find out the reason and use a correct naming.
> */
> struct mtk_dpi_conf {
> const struct mtk_dpi_factor *dpi_factor;
> @@ -165,6 +166,7 @@ struct mtk_dpi_conf {
> u32 csc_enable_bit;
> u32 pixels_per_iter;
> bool edge_cfg_in_mmsys;
> + bool is_internal_hdmi;
> };
>
> static void mtk_dpi_mask(struct mtk_dpi *dpi, u32 offset, u32 val, u32 mask)
> @@ -493,6 +495,7 @@ static void mtk_dpi_power_off(struct mtk_dpi *dpi)
>
> mtk_dpi_disable(dpi);
> clk_disable_unprepare(dpi->pixel_clk);
> + clk_disable_unprepare(dpi->tvd_clk);
You control tvd_clk for all SoC.
Does other SoC need this modification?
If so, separate tvd_clk control to another patch.
Regards,
CK
> clk_disable_unprepare(dpi->engine_clk);
> }
>
> @@ -509,6 +512,12 @@ static int mtk_dpi_power_on(struct mtk_dpi *dpi)
> goto err_refcount;
> }
>
> + ret = clk_prepare_enable(dpi->tvd_clk);
> + if (ret) {
> + dev_err(dpi->dev, "Failed to enable tvd pll: %d\n", ret);
> + goto err_engine;
> + }
> +
> ret = clk_prepare_enable(dpi->pixel_clk);
> if (ret) {
> dev_err(dpi->dev, "Failed to enable pixel clock: %d\n", ret);
> @@ -518,6 +527,8 @@ static int mtk_dpi_power_on(struct mtk_dpi *dpi)
> return 0;
>
> err_pixel:
> + clk_disable_unprepare(dpi->tvd_clk);
> +err_engine:
> clk_disable_unprepare(dpi->engine_clk);
> err_refcount:
> dpi->refcount--;
> @@ -585,7 +596,9 @@ static int mtk_dpi_set_display_mode(struct mtk_dpi *dpi,
> struct videomode vm = { 0 };
>
> drm_display_mode_to_videomode(mode, &vm);
> - mtk_dpi_set_pixel_clk(dpi, &vm, mode->clock);
> +
> + if (!dpi->conf->is_internal_hdmi)
> + mtk_dpi_set_pixel_clk(dpi, &vm, mode->clock);
>
> dpi_pol.ck_pol = MTK_DPI_POLARITY_FALLING;
> dpi_pol.de_pol = MTK_DPI_POLARITY_RISING;
> @@ -648,10 +661,18 @@ static int mtk_dpi_set_display_mode(struct mtk_dpi *dpi,
> if (dpi->conf->support_direct_pin) {
> mtk_dpi_config_yc_map(dpi, dpi->yc_map);
> mtk_dpi_config_2n_h_fre(dpi);
> - mtk_dpi_dual_edge(dpi);
> + /* DPI can connect to either an external bridge or the internal HDMI encoder */
> + if (dpi->conf->is_internal_hdmi) {
> + mtk_dpi_mask(dpi, DPI_CON, DPI_OUTPUT_1T1P_EN, DPI_OUTPUT_1T1P_EN);
> + mtk_dpi_mask(dpi, DPI_CON,
> + dpi->conf->input_2pixel ? DPI_INPUT_2P_EN : 0,
> + DPI_INPUT_2P_EN);
> + } else {
> + mtk_dpi_dual_edge(dpi);
> + }
> mtk_dpi_config_disable_edge(dpi);
> }
> - if (dpi->conf->input_2pixel) {
> + if (dpi->conf->input_2pixel && !dpi->conf->is_internal_hdmi) {
> mtk_dpi_mask(dpi, DPI_CON, DPINTF_INPUT_2P_EN,
> DPINTF_INPUT_2P_EN);
> }
> @@ -920,14 +941,16 @@ void mtk_dpi_start(struct device *dev)
> {
> struct mtk_dpi *dpi = dev_get_drvdata(dev);
>
> - mtk_dpi_power_on(dpi);
> + if (!dpi->conf->is_internal_hdmi)
> + mtk_dpi_power_on(dpi);
> }
>
> void mtk_dpi_stop(struct device *dev)
> {
> struct mtk_dpi *dpi = dev_get_drvdata(dev);
>
> - mtk_dpi_power_off(dpi);
> + if (!dpi->conf->is_internal_hdmi)
> + mtk_dpi_power_off(dpi);
> }
>
> unsigned int mtk_dpi_encoder_index(struct device *dev)
> @@ -1022,6 +1045,8 @@ static const struct mtk_dpi_factor dpi_factor_mt8195_dp_intf[] = {
> { 70000 - 1, 4 }, { 200000 - 1, 2 }, { U32_MAX, 1 }
> };
>
> +static const struct mtk_dpi_factor dpi_factor_mt8195_dpi = { U32_MAX, 1 };
> +
> static const struct mtk_dpi_conf mt8173_conf = {
> .dpi_factor = dpi_factor_mt8173,
> .num_dpi_factor = ARRAY_SIZE(dpi_factor_mt8173),
> @@ -1114,6 +1139,25 @@ static const struct mtk_dpi_conf mt8192_conf = {
> .csc_enable_bit = CSC_ENABLE,
> };
>
> +static const struct mtk_dpi_conf mt8195_conf = {
> + .dpi_factor = &dpi_factor_mt8195_dpi,
> + .num_dpi_factor = 1,
> + .max_clock_khz = 594000,
> + .output_fmts = mt8183_output_fmts,
> + .num_output_fmts = ARRAY_SIZE(mt8183_output_fmts),
> + .pixels_per_iter = 1,
> + .is_ck_de_pol = true,
> + .swap_input_support = true,
> + .support_direct_pin = true,
> + .dimension_mask = HPW_MASK,
> + .hvsize_mask = HSIZE_MASK,
> + .channel_swap_shift = CH_SWAP,
> + .yuv422_en_bit = YUV422_EN,
> + .csc_enable_bit = CSC_ENABLE,
> + .is_internal_hdmi = true,
> + .input_2pixel = true,
> +};
> +
> static const struct mtk_dpi_conf mt8195_dpintf_conf = {
> .dpi_factor = dpi_factor_mt8195_dp_intf,
> .num_dpi_factor = ARRAY_SIZE(dpi_factor_mt8195_dp_intf),
> @@ -1217,6 +1261,7 @@ static const struct of_device_id mtk_dpi_of_ids[] = {
> { .compatible = "mediatek,mt8188-dp-intf", .data = &mt8195_dpintf_conf },
> { .compatible = "mediatek,mt8192-dpi", .data = &mt8192_conf },
> { .compatible = "mediatek,mt8195-dp-intf", .data = &mt8195_dpintf_conf },
> + { .compatible = "mediatek,mt8195-dpi", .data = &mt8195_conf },
> { /* sentinel */ },
> };
> MODULE_DEVICE_TABLE(of, mtk_dpi_of_ids);
> diff --git a/drivers/gpu/drm/mediatek/mtk_dpi_regs.h b/drivers/gpu/drm/mediatek/mtk_dpi_regs.h
> index a0b1d18bbbf7..3c24d9e9f241 100644
> --- a/drivers/gpu/drm/mediatek/mtk_dpi_regs.h
> +++ b/drivers/gpu/drm/mediatek/mtk_dpi_regs.h
> @@ -40,6 +40,12 @@
> #define FAKE_DE_LEVEN BIT(21)
> #define FAKE_DE_RODD BIT(22)
> #define FAKE_DE_REVEN BIT(23)
> +
> +/* DPI_CON: DPI instances */
> +#define DPI_OUTPUT_1T1P_EN BIT(24)
> +#define DPI_INPUT_2P_EN BIT(25)
> +
> +/* DPI_CON: DPINTF instances */
> #define DPINTF_YUV422_EN BIT(24)
> #define DPINTF_CSC_ENABLE BIT(26)
> #define DPINTF_INPUT_2P_EN BIT(29)
> diff --git a/drivers/gpu/drm/mediatek/mtk_drm_drv.c b/drivers/gpu/drm/mediatek/mtk_drm_drv.c
> index f22ad2882697..772c3d0f5d14 100644
> --- a/drivers/gpu/drm/mediatek/mtk_drm_drv.c
> +++ b/drivers/gpu/drm/mediatek/mtk_drm_drv.c
> @@ -810,6 +810,8 @@ static const struct of_device_id mtk_ddp_comp_dt_ids[] = {
> .data = (void *)MTK_DPI },
> { .compatible = "mediatek,mt8195-dp-intf",
> .data = (void *)MTK_DP_INTF },
> + { .compatible = "mediatek,mt8195-dpi",
> + .data = (void *)MTK_DPI },
> { .compatible = "mediatek,mt2701-dsi",
> .data = (void *)MTK_DSI },
> { .compatible = "mediatek,mt8173-dsi",
> --
> 2.47.0
>
next prev parent reply other threads:[~2025-01-24 9:08 UTC|newest]
Thread overview: 72+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-01-13 14:51 [PATCH v5 00/34] Add support for MT8195/88 DPI, HDMIv2 and DDCv2 AngeloGioacchino Del Regno
2025-01-13 14:51 ` [PATCH v5 01/34] dt-bindings: display: mediatek: dpi: Add MT8195 and MT8188 compat AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 02/34] drm/mediatek: mtk_dpi: Add support for Pattern Generator in debugfs AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 03/34] drm/mediatek: mtk_dpi: Use an array for pixclk factor calculation AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 04/34] drm/mediatek: mtk_dpi: Move pixel clock setting flow to function AngeloGioacchino Del Regno
2025-01-24 9:02 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 05/34] drm/mediatek: mtk_dpi: Add checks for reg_h_fre_con existence AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 06/34] drm/mediatek: Add support for MT8195 Digital Parallel Interface AngeloGioacchino Del Regno
2025-01-24 9:00 ` CK Hu (胡俊光) [this message]
2025-01-27 8:56 ` AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 07/34] dt-bindings: display: mediatek: Add binding for HDMIv2 DDC AngeloGioacchino Del Regno
2025-02-10 7:32 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 08/34] dt-bindings: display: mediatek: Add binding for MT8195 HDMI-TX v2 AngeloGioacchino Del Regno
2025-02-10 7:29 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 09/34] drm/mediatek: mtk_cec: Switch to register as module_platform_driver AngeloGioacchino Del Regno
2025-02-07 14:20 ` Alexandre Mergnat
2025-02-10 6:58 ` CK Hu (胡俊光)
2025-02-10 16:40 ` AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 10/34] drm/mediatek: mtk_hdmi_ddc: " AngeloGioacchino Del Regno
2025-02-07 14:20 ` Alexandre Mergnat
2025-02-10 7:01 ` CK Hu (胡俊光)
2025-02-10 11:50 ` AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 11/34] drm/mediatek: mtk_hdmi: Convert to module_platform_driver macro AngeloGioacchino Del Regno
2025-02-07 14:21 ` Alexandre Mergnat
2025-01-13 14:52 ` [PATCH v5 12/34] drm/mediatek: mtk_hdmi: Unregister audio platform device on failure AngeloGioacchino Del Regno
2025-01-22 1:23 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 13/34] drm/mediatek: hdmi: Use regmap instead of iomem for main registers AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 14/34] drm/mediatek: mtk_hdmi: Fix typo for aud_sampe_size member AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 15/34] drm/mediatek: mtk_hdmi: Disgregate function mtk_hdmi_audio_set_param() AngeloGioacchino Del Regno
2025-01-24 7:59 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 16/34] drm/mediatek: mtk_hdmi: Move audio params selection to new function AngeloGioacchino Del Regno
2025-01-24 8:09 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 17/34] drm/mediatek: mtk_hdmi: Move plugged_cb/codec_dev setting " AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 18/34] drm/mediatek: mtk_hdmi: Move N/CTS " AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 19/34] drm/mediatek: mtk_hdmi: Move vendor/product strings to drm_bridge AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 20/34] drm/mediatek: mtk_hdmi: Use dev_err_probe() in mtk_hdmi_dt_parse_pdata() AngeloGioacchino Del Regno
2025-01-24 8:24 ` CK Hu (胡俊光)
2025-01-27 11:42 ` AngeloGioacchino Del Regno
2025-02-07 5:24 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 21/34] drm/mediatek: mtk_hdmi: Move CEC device parsing in new function AngeloGioacchino Del Regno
2025-02-07 14:45 ` Alexandre Mergnat
2025-02-10 11:44 ` AngeloGioacchino Del Regno
2025-02-10 6:22 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 22/34] drm/mediatek: mtk_hdmi: Remove unused members of struct mtk_hdmi AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 23/34] drm/mediatek: mtk_hdmi: Move output init to mtk_hdmi_register_audio_driver() AngeloGioacchino Del Regno
2025-02-07 5:46 ` CK Hu (胡俊光)
2025-02-10 11:15 ` AngeloGioacchino Del Regno
2025-02-11 2:25 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 24/34] drm/mediatek: mtk_hdmi: Use devm managed version of drm_bridge_add AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 25/34] drm/mediatek: mtk_hdmi: Remove ifdef for CONFIG_PM_SLEEP AngeloGioacchino Del Regno
2025-02-07 6:10 ` CK Hu (胡俊光)
2025-02-10 11:43 ` AngeloGioacchino Del Regno
2025-02-11 2:16 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 26/34] drm/mediatek: mtk_hdmi: Remove goto in mtk_hdmi_clk_enable_audio() AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 27/34] drm/mediatek: mtk_hdmi: Cleanup function mtk_hdmi_resume() AngeloGioacchino Del Regno
2025-02-07 6:04 ` CK Hu (胡俊光)
2025-02-10 11:23 ` AngeloGioacchino Del Regno
2025-02-11 2:13 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 28/34] drm/mediatek: mtk_hdmi: Improve mtk_hdmi_get_all_clk() flexibility AngeloGioacchino Del Regno
2025-02-07 6:26 ` CK Hu (胡俊光)
2025-01-13 14:52 ` [PATCH v5 29/34] drm/mediatek: mtk_hdmi: Split driver and add common probe function AngeloGioacchino Del Regno
2025-02-10 2:18 ` CK Hu (胡俊光)
2025-02-10 17:11 ` AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 30/34] drm/mediatek: mtk_hdmi_common: Assign DDC adapter pointer to bridge AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 31/34] drm/mediatek: mtk_hdmi_common: Add OP_HDMI if helper funcs assigned AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 32/34] drm/mediatek: Introduce HDMI/DDC v2 for MT8195/MT8188 AngeloGioacchino Del Regno
2025-01-17 16:54 ` kernel test robot
2025-01-17 18:41 ` kernel test robot
2025-01-17 22:04 ` kernel test robot
2025-01-20 12:48 ` AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 33/34] drm/mediatek: mtk_hdmi_common: Add var to enable interlaced modes AngeloGioacchino Del Regno
2025-01-13 14:52 ` [PATCH v5 34/34] drm/mediatek: mtk_hdmi_v2: Add debugfs ops and implement ABIST AngeloGioacchino Del Regno
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=c729539dae9bc882574ea9e1048e0fd23b4c5aca.camel@mediatek.com \
--to=ck.hu@mediatek.com \
--cc=Ives.Chenjh@mediatek.com \
--cc=Jason-JH.Lin@mediatek.com \
--cc=Lewis.Liao@mediatek.com \
--cc=TommyYL.Chen@mediatek.com \
--cc=airlied@gmail.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chunkuang.hu@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=jie.qiu@mediatek.com \
--cc=jitao.shi@mediatek.com \
--cc=junzhi.zhao@mediatek.com \
--cc=kernel@collabora.com \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=maarten.lankhorst@linux.intel.com \
--cc=matthias.bgg@gmail.com \
--cc=mripard@kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=simona@ffwll.ch \
--cc=tzimmermann@suse.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox