From: Ralf Baechle <ralf@linux-mips.org>
To: Hartvig Ekner <hartvig@ekner.info>
Cc: Linux MIPS mailing list <linux-mips@linux-mips.org>
Subject: Re: Cache flush statistics patch to c-mips32.c
Date: Wed, 2 Apr 2003 22:05:35 +0200 [thread overview]
Message-ID: <20030402220535.A14112@linux-mips.org> (raw)
In-Reply-To: <3E8B3703.3D9B09D5@ekner.info>; from hartvig@ekner.info on Wed, Apr 02, 2003 at 09:16:20PM +0200
On Wed, Apr 02, 2003 at 09:16:20PM +0200, Hartvig Ekner wrote:
> Below is a patch with some cache statistics counters added to c-mips32.c.
> They are turned on by the local define DEBUG_COUNTERS in case somebody wants to
> play with them.
>
> A sample output:
>
> [root@au01 root]# more /proc/cmips32_cache_stats
>
> Cache statistics from c-mips32.c:
>
> mips32_flush_cache_all_pc: 83384 mips32_flush_cache_all_sc: 0
> mips32_flush_cache_range_pc: 37276 mips32_flush_cache_range_sc: 0
> mips32_flush_cache_mm_pc: 2121 mips32_flush_cache_mm_sc: 0
> mips32_flush_cache_page_pc: 36282 mips32_flush_cache_page_sc: 0
>
> mips32_flush_icache_all: 0 mips32_flush_icache_page_s: 0
> mips32_flush_icache_range: 4 mips32_flush_icache_page: 93545
> mips32_flush_data_cache_page: 31905 mips32_flush_cache_sigtramp: 2467
>
> dma_cache_wback_inv_pc: 7029 dma_cache_wback_inv_sc: 0
> dma_cache_inv_pc: 0 dma_cache_inv_sc: 0
As already mentioned, c-mips32.c is a pretty lousy piece of code. It's
basically a cut'n'paste from an ancient, rotten version of r4xx0.c. So
it also includes wrecked support for R4000SC-style second level caches,
that's all the _sc functions above which aren't called ever. As of like
an hour ago I've removed all this dead code.
Similarly flush_icache_all, it's only used for processors that have a
virtually indexed virtually tagged I-cache. Currently there only two of
these processors do exist, the one is Sibyte's SB1 core which is used in
the BCM1250 SOC and the other is MIPS's upcoming 20kc core.
> These counts are from a system which has just booted, nothing else. While
> running some programs, the flush_cache_all is called up to 400 times pr.
> second (!).
Flush_cache_all is invoked by the overkill implementation of sys_cacheflush.
These calls are usually done only by certain code constructs and the only
common user is glibc. The part of glibc using cacheflush(2) is the
dynamic linker so the penalty for longer running processes is getting
lower.
Anyway, c-mips32.c is frightening for processors with alias-free caches
such as the virtually indexed 16kb 4-way caches of your Au1500. For
example flush_cache_all() and flush_dcache_page() should be empty and
flush_cache_page() only needs to do something at all for pages that do
contain code etc. There's a major speedup hidden there.
Ralf
prev parent reply other threads:[~2003-04-02 20:05 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2003-04-02 19:16 Cache flush statistics patch to c-mips32.c Hartvig Ekner
2003-04-02 20:05 ` Ralf Baechle [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20030402220535.A14112@linux-mips.org \
--to=ralf@linux-mips.org \
--cc=hartvig@ekner.info \
--cc=linux-mips@linux-mips.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox