* [PATCH] [MTI] MIPS secondary cache supports 64 byte line size.
@ 2009-07-10 8:55 Raghu Gandham
0 siblings, 0 replies; only message in thread
From: Raghu Gandham @ 2009-07-10 8:55 UTC (permalink / raw)
To: linux-mips; +Cc: raghu, chris
From: Chris Dearman <chris@mips.com>
Signed-off-by: Chris Dearman <chris@mips.com>
---
arch/mips/Kconfig | 1 +
1 files changed, 1 insertions(+), 0 deletions(-)
diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig
index 3ca0fe1..0a3a424 100644
--- a/arch/mips/Kconfig
+++ b/arch/mips/Kconfig
@@ -1012,6 +1012,7 @@ config MIPS_L1_CACHE_SHIFT
int
default "4" if MACH_DECSTATION || MIKROTIK_RB532
default "7" if SGI_IP22 || SGI_IP27 || SGI_IP28 || SNI_RM || CPU_CAVIUM_OCTEON
+ default "6" if MIPS_CPU_SCACHE
default "4" if PMC_MSP4200_EVAL
default "5"
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2009-07-10 8:55 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2009-07-10 8:55 [PATCH] [MTI] MIPS secondary cache supports 64 byte line size Raghu Gandham
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).