From mboxrd@z Thu Jan 1 00:00:00 1970 Received: with ECARTIS (v1.0.0; list linux-mips); Thu, 21 Apr 2016 16:59:45 +0200 (CEST) Received: from hall.aurel32.net ([195.154.112.97]:49173 "EHLO hall.aurel32.net" rhost-flags-OK-OK-OK-OK) by eddie.linux-mips.org with ESMTP id S27026753AbcDUO7m5XiOz (ORCPT ); Thu, 21 Apr 2016 16:59:42 +0200 Received: from ohm.aurel32.net ([2001:bc8:30d7:111::1000] helo=ohm.local) by hall.aurel32.net with esmtpsa (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.84_2) (envelope-from ) id 1atG4z-0008QM-UP; Thu, 21 Apr 2016 16:59:42 +0200 Received: from aurel32 by ohm.local with local (Exim 4.87) (envelope-from ) id 1atG4z-0004EW-DF; Thu, 21 Apr 2016 16:59:41 +0200 Date: Thu, 21 Apr 2016 16:59:41 +0200 From: Aurelien Jarno To: Paul Burton Cc: linux-mips@linux-mips.org, Ralf Baechle Subject: Re: [PATCH] MIPS: Allow emulation for unaligned [LS]DXC1 instructions Message-ID: <20160421145941.GA13269@aurel32.net> Mail-Followup-To: Paul Burton , linux-mips@linux-mips.org, Ralf Baechle References: <20160421101923.GA24852@aurel32.net> <1461237938-15228-1-git-send-email-paul.burton@imgtec.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1461237938-15228-1-git-send-email-paul.burton@imgtec.com> User-Agent: Mutt/1.5.24 (2015-08-30) Return-Path: X-Envelope-To: <"|/home/ecartis/ecartis -s linux-mips"> (uid 0) X-Orcpt: rfc822;linux-mips@linux-mips.org Original-Recipient: rfc822;linux-mips@linux-mips.org X-archive-position: 53174 X-ecartis-version: Ecartis v1.0.0 Sender: linux-mips-bounce@linux-mips.org Errors-to: linux-mips-bounce@linux-mips.org X-original-sender: aurelien@aurel32.net Precedence: bulk List-help: List-unsubscribe: List-software: Ecartis version 1.0.0 List-Id: linux-mips X-List-ID: linux-mips List-subscribe: List-owner: List-post: List-archive: X-list: linux-mips On 2016-04-21 12:25, Paul Burton wrote: > If an address error exception occurs for a LDXC1 or SDXC1 instruction, > within the cop1x opcode space, allow it to be passed through to the FPU > emulator rather than resulting in a SIGILL. This causes LDXC1 & SDXC1 to > be handled in a manner consistent with the more common LDC1 & SDC1 > instructions. > > Signed-off-by: Paul Burton > Cc: Aurelien Jarno > --- > Hi Aurelien, > > Thanks for tracking that down. Does this simple patch fix your problem? > Thanks for the quick patch. I confirm this fixes the issue, so you can add a: Tested-by: Aurelien Jarno -- Aurelien Jarno GPG: 4096R/1DDD8C9B aurelien@aurel32.net http://www.aurel32.net