From: Ralf Baechle <ralf@linux-mips.org>
To: James Hogan <james.hogan@imgtec.com>
Cc: linux-mips@linux-mips.org, Matt Redfearn <Matt.Redfearn@imgtec.com>
Subject: Re: [PATCH 2/5] MIPS: Add defs & probing of 64-bit CP0_EBase
Date: Tue, 10 May 2016 12:24:06 +0200 [thread overview]
Message-ID: <20160510102406.GF16402@linux-mips.org> (raw)
In-Reply-To: <20160510100209.GB12554@jhogan-linux.le.imgtec.org>
On Tue, May 10, 2016 at 11:02:09AM +0100, James Hogan wrote:
> On Fri, Apr 29, 2016 at 02:46:00PM +0100, James Hogan wrote:
> > MIPS64r2 and later cores may optionally have a 64-bit CP0_EBase
> > register, with a write gate (WG) bit to allow the upper half to be
> > written. The presence of this feature will need to be known about for VZ
> > support in order to correctly save and restore the guest CP0_EBase
> > register, so add CPU feature definitions and probing for this
> > capability.
>
> Okay, so it turns out EBase.WG can be present on MIPS32 too, to allow
> writing of bits 31:30 (thanks Matt!), so this needs a little more
> thought.
So drop the series for now or do you want to patch it up later?
Ralf
next prev parent reply other threads:[~2016-05-10 10:24 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-29 13:45 [PATCH 0/5] MIPS: Add feature probing ready for KVM/VZ James Hogan
2016-04-29 13:45 ` [PATCH 1/5] MIPS: Define & use CP0_EBase bit definitions James Hogan
2016-04-29 13:46 ` [PATCH 2/5] MIPS: Add defs & probing of 64-bit CP0_EBase James Hogan
2016-04-29 13:46 ` James Hogan
2016-05-10 10:02 ` James Hogan
2016-05-10 10:02 ` James Hogan
2016-05-10 10:24 ` Ralf Baechle [this message]
2016-05-10 15:34 ` James Hogan
2016-05-10 15:34 ` James Hogan
2016-05-10 15:40 ` Ralf Baechle
2016-05-11 11:58 ` Ralf Baechle
2016-04-29 13:46 ` [PATCH 3/5] MIPS: Add defs & probing of BadInstr[P] registers James Hogan
2016-04-29 13:46 ` James Hogan
2016-04-29 13:46 ` [PATCH 4/5] MIPS: Add defs & probing of [X]ContextConfig James Hogan
2016-04-29 13:46 ` James Hogan
2016-04-29 13:46 ` [PATCH 5/5] MIPS: Add perf counter feature James Hogan
2016-04-29 13:46 ` James Hogan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160510102406.GF16402@linux-mips.org \
--to=ralf@linux-mips.org \
--cc=Matt.Redfearn@imgtec.com \
--cc=james.hogan@imgtec.com \
--cc=linux-mips@linux-mips.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox