From mboxrd@z Thu Jan 1 00:00:00 1970 Received: with ECARTIS (v1.0.0; list linux-mips); Fri, 23 Mar 2018 22:34:04 +0100 (CET) Received: from vps0.lunn.ch ([185.16.172.187]:46485 "EHLO vps0.lunn.ch" rhost-flags-OK-OK-OK-OK) by eddie.linux-mips.org with ESMTP id S23990498AbeCWVd4uRCPS (ORCPT ); Fri, 23 Mar 2018 22:33:56 +0100 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch; s=20171124; h=In-Reply-To:Content-Type:MIME-Version:References:Message-ID:Subject:Cc:To:From:Date; bh=Ek63suwPEaR+9XL0FU4eiebpEiTUSo5LFDtpdpPBxeM=; b=D+PMTPiTfEldS4j6hfbEh9uLIF+K5KqM7VndkSwJzgzxII5saWEuNnPmIulFMVN3LpZlIKYRJLS3KdC5YHE1vSHSa+D0KwypQnh5u3I4oVH3XKYUzS9oXcm1FfFSODz6dHwOFu5StERQTKGfbcHz7T5/G7WkTXNNcDYkyC6jpLA=; Received: from andrew by vps0.lunn.ch with local (Exim 4.84_2) (envelope-from ) id 1ezUJk-0005nZ-TS; Fri, 23 Mar 2018 22:33:44 +0100 Date: Fri, 23 Mar 2018 22:33:44 +0100 From: Andrew Lunn To: Alexandre Belloni Cc: Florian Fainelli , "David S . Miller" , Allan Nielsen , razvan.stefanescu@nxp.com, po.liu@nxp.com, Thomas Petazzoni , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mips@linux-mips.org, James Hogan Subject: Re: [PATCH net-next 6/8] MIPS: mscc: Add switch to ocelot Message-ID: <20180323213344.GV24361@lunn.ch> References: <20180323201117.8416-1-alexandre.belloni@bootlin.com> <20180323201117.8416-7-alexandre.belloni@bootlin.com> <20180323212230.GA12808@piout.net> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180323212230.GA12808@piout.net> User-Agent: Mutt/1.5.23 (2014-03-12) Return-Path: X-Envelope-To: <"|/home/ecartis/ecartis -s linux-mips"> (uid 0) X-Orcpt: rfc822;linux-mips@linux-mips.org Original-Recipient: rfc822;linux-mips@linux-mips.org X-archive-position: 63200 X-ecartis-version: Ecartis v1.0.0 Sender: linux-mips-bounce@linux-mips.org Errors-to: linux-mips-bounce@linux-mips.org X-original-sender: andrew@lunn.ch Precedence: bulk List-help: List-unsubscribe: List-software: Ecartis version 1.0.0 List-Id: linux-mips X-List-ID: linux-mips List-subscribe: List-owner: List-post: List-archive: X-list: linux-mips On Fri, Mar 23, 2018 at 10:22:30PM +0100, Alexandre Belloni wrote: > On 23/03/2018 at 14:17:48 -0700, Florian Fainelli wrote: > > On 03/23/2018 01:11 PM, Alexandre Belloni wrote: > > > + > > > + phy0: ethernet-phy@0 { > > > + reg = <0>; > > > + }; > > > + phy1: ethernet-phy@1 { > > > + reg = <1>; > > > + }; > > > + phy2: ethernet-phy@2 { > > > + reg = <2>; > > > + }; > > > + phy3: ethernet-phy@3 { > > > + reg = <3>; > > > + }; > > > > These PHYs should be defined at the board DTS level. > > Those are internal PHYs, present on the SoC, I doubt anyone will have > anything different while using the same SoC. With DSA, there is no need to list internal PHYs. That is the trade off of having a standalone MDIO bus driver. Maybe add a phandle to the internal MDIO bus? The switch driver could then follow the phandle, and direct connect the internal PHYs? Andrew