From: Jiaxun Yang <jiaxun.yang@flygoat.com>
To: Thomas Bogendoerfer <tsbogend@alpha.franken.de>,
Florian Fainelli <florian.fainelli@broadcom.com>,
Broadcom internal kernel review list
<bcm-kernel-feedback-list@broadcom.com>,
Huacai Chen <chenhuacai@kernel.org>,
Thomas Gleixner <tglx@linutronix.de>,
Serge Semin <fancer.lancer@gmail.com>,
Paul Burton <paulburton@kernel.org>
Cc: linux-mips@vger.kernel.org, linux-kernel@vger.kernel.org,
Jiaxun Yang <jiaxun.yang@flygoat.com>
Subject: [PATCH v5 00/10] MIPS: IPI Improvements
Date: Sun, 08 Sep 2024 11:20:11 +0100 [thread overview]
Message-ID: <20240908-b4-mips-ipi-improvements-v5-0-be8617dd2e53@flygoat.com> (raw)
Hi all,
This series improved general handling to MIPS IPI interrupts, made
IPI numbers scalable, and switch to IPI-MUX for all GERNERIC_IPI
users on mux.
It is a prerequisite for enabling IRQ_WORK for MIPS.
It has been tested on MIPS Boston I6500, malta CoreFPGA3 47K MT/
interAptiv MPF, Loongson-2K, Cavium CN7130 (EdgeRouter 4), and an
unannounced interaptiv UP MT platform with EIC.
I don't really know broadcom platforms and SGI platforms well so
changes to those platforms are kept minimal (no functional change).
Please review.
Thanks
Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
---
Changes in v5:
- Actual v4, v4 was sent in mistake
- Link to v4: https://lore.kernel.org/r/20240907-b4-mips-ipi-improvements-v4-0-ac288f9aff0b@flygoat.com
Changes in v4:
- irqchip commit message and code style fixes (tglx)
- Link to v3: https://lore.kernel.org/r/20240810-b4-mips-ipi-improvements-v3-0-1224fd7c4096@flygoat.com
Changes in v3:
- Fix build errors reported by kernel test bot
- Rebasing to current next
- Link to v2: https://lore.kernel.org/r/20240705-b4-mips-ipi-improvements-v2-0-2d50b56268e8@flygoat.com
Changes in v2:
- Build warning fixes
- Massage commit messages
- Link to v1: https://lore.kernel.org/r/20240616-b4-mips-ipi-improvements-v1-0-e332687f1692@flygoat.com
---
Jiaxun Yang (10):
MIPS: smp: Make IPI interrupts scalable
MIPS: smp: Manage IPI interrupts as percpu_devid interrupts
MIPS: smp: Provide platform IPI virq & domain hooks
MIPS: Move mips_smp_ipi_init call after prepare_cpus
MIPS: smp: Implement IPI stats
irqchip/irq-mips-gic: Switch to ipi_mux
MIPS: Implement get_mips_sw_int hook
MIPS: GIC: Implement get_sw_int hook
irqchip/irq-mips-cpu: Rework software IRQ handling flow
MIPS: smp-mt: Rework IPI functions
arch/mips/Kconfig | 2 +
arch/mips/cavium-octeon/smp.c | 111 ++++++-----------
arch/mips/fw/arc/init.c | 1 -
arch/mips/generic/irq.c | 15 +++
arch/mips/include/asm/ipi.h | 71 +++++++++++
arch/mips/include/asm/irq.h | 1 +
arch/mips/include/asm/irq_cpu.h | 3 +
arch/mips/include/asm/mips-gic.h | 10 ++
arch/mips/include/asm/octeon/octeon.h | 2 +
arch/mips/include/asm/smp-ops.h | 8 +-
arch/mips/include/asm/smp.h | 41 +++----
arch/mips/kernel/irq.c | 21 ++++
arch/mips/kernel/smp-bmips.c | 43 ++++---
arch/mips/kernel/smp-cps.c | 2 +
arch/mips/kernel/smp-mt.c | 70 +++++++++++
arch/mips/kernel/smp.c | 213 ++++++++++++++++++++-------------
arch/mips/loongson64/smp.c | 24 ++--
arch/mips/mm/c-octeon.c | 3 +-
arch/mips/sgi-ip27/ip27-smp.c | 15 ++-
arch/mips/sgi-ip30/ip30-smp.c | 15 ++-
arch/mips/sibyte/bcm1480/smp.c | 19 +--
arch/mips/sibyte/sb1250/smp.c | 13 +-
drivers/irqchip/Kconfig | 2 +-
drivers/irqchip/irq-mips-cpu.c | 191 +++++++++---------------------
drivers/irqchip/irq-mips-gic.c | 217 +++++++++++++---------------------
25 files changed, 590 insertions(+), 523 deletions(-)
---
base-commit: 61c01d2e181adfba02fe09764f9fca1de2be0dbe
change-id: 20240616-b4-mips-ipi-improvements-f8c86b1dc677
Best regards,
--
Jiaxun Yang <jiaxun.yang@flygoat.com>
next reply other threads:[~2024-09-08 10:20 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-09-08 10:20 Jiaxun Yang [this message]
2024-09-08 10:20 ` [PATCH v5 01/10] MIPS: smp: Make IPI interrupts scalable Jiaxun Yang
2024-09-12 3:47 ` Florian Fainelli
2024-09-08 10:20 ` [PATCH v5 02/10] MIPS: smp: Manage IPI interrupts as percpu_devid interrupts Jiaxun Yang
2024-09-08 10:20 ` [PATCH v5 03/10] MIPS: smp: Provide platform IPI virq & domain hooks Jiaxun Yang
2024-09-08 10:20 ` [PATCH v5 04/10] MIPS: Move mips_smp_ipi_init call after prepare_cpus Jiaxun Yang
2024-09-08 10:20 ` [PATCH v5 05/10] MIPS: smp: Implement IPI stats Jiaxun Yang
2024-09-08 10:20 ` [PATCH v5 06/10] irqchip/irq-mips-gic: Switch to ipi_mux Jiaxun Yang
2024-09-08 10:20 ` [PATCH v5 07/10] MIPS: Implement get_mips_sw_int hook Jiaxun Yang
2024-09-08 10:20 ` [PATCH v5 08/10] MIPS: GIC: Implement get_sw_int hook Jiaxun Yang
2024-09-08 10:20 ` [PATCH v5 09/10] irqchip/irq-mips-cpu: Rework software IRQ handling flow Jiaxun Yang
2024-09-08 10:20 ` [PATCH v5 10/10] MIPS: smp-mt: Rework IPI functions Jiaxun Yang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240908-b4-mips-ipi-improvements-v5-0-be8617dd2e53@flygoat.com \
--to=jiaxun.yang@flygoat.com \
--cc=bcm-kernel-feedback-list@broadcom.com \
--cc=chenhuacai@kernel.org \
--cc=fancer.lancer@gmail.com \
--cc=florian.fainelli@broadcom.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@vger.kernel.org \
--cc=paulburton@kernel.org \
--cc=tglx@linutronix.de \
--cc=tsbogend@alpha.franken.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).