From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=74.125.82.48 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1794612848; b=ti5cHB2vxPJNjGe5YP7d6vCKrzPzrTizBs11MoOXxePTBRarSB5nrN1wy5n0wFknP+iB YbE4w6iJgQbvVgN+ZMhOfoeHcZ4M/GSA8AhT91It6EHOpJVD8Lg9JoCA3Qjcylh25FKVt RElCD0q8atSGB+FHvzLUT7/MJwrPkM5sBxjlIg2Wpwi7vrAQsEPcz7SaCbJDsOwUj/hRS Gla56DMGgeWE65T5dRHYFefT0uCYTSy7yYiBrLsOxzSe0q1tP5WPa83eZGh9PsJn8NAPU dzt9zFP6OkLjQOlW3wrv7W45JM+TPy7awyj0KV94toRF2icU+JyYRht2DIr5I5m7DzA== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1794612848; h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature: X-Gm-Message-State:X-Gm-Gg:X-Received:Received:From:To:Cc:Subject: Date:Message-ID:X-Mailer:In-Reply-To:References:MIME-Version: Content-Transfer-Encoding; bh=MZNgkM904EAWrQX1/wn3079usEV+qyaStHRPZPAF7SI=; b=OD+mUSlQD8FRm1QIbJ0FRN8j0ZElj2789sMo3sP0EEjTBgH6cuRDPBZhhg+/fFdbHkyL Ea7J+/bpk/vRCTcaDmB7l44fvLRPPr2CrgJkBKuoplFP5FkWzvcb+IUW4YayoTff/SjcU sfGyQMWutxzM7Ce+XapS+H/vpDTcw1fumfiTqLR10fXucWj64UEI9OQD1cTlq04IP8ljk EXMJtpL2iH9ubkyfz//6ebmCnnQKXyuYI8Doi0I2/tiNiAHGSnVJEiB/oTPV+IiNGfYxD 4HtKq9spta/j+0kjBCF0hVS/dAKbODGkDGWnJRRfuhiPhfXJUK4RB7SGTrNaKW9oUcA== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=mLiJPtBS; arc=none smtp.remote-ip=74.125.82.48 Received: from mail-dl1-f48.google.com (mail-dl1-f48.google.com [74.125.82.48]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D757606A89A for ; Fri, 13 Nov 2026 23:34:08 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 6D757606A89A Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=mLiJPtBS Received: by mail-dl1-f48.google.com with SMTP id a92af1059eb24-1ae58d17cd9so1019075c88.1 for ; Fri, 13 Nov 2026 15:34:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20260707; t=1794612847; x=1795217647; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=MZNgkM904EAWrQX1/wn3079usEV+qyaStHRPZPAF7SI=; b=mLiJPtBSVGhrUpA13MdIbITgeD+abCmPhZF8x7yOtZiy69eErcO6h6LL44qhQnIiHc w8etQfkamep/BYddLZLkiFdVQOhEuokALzTcjK1JQU0/Z4ILB+mdE5LroAAK47tTnfI7 YA+TONp6k6MzPTSU6+qcC1qgfjgYxrxPpNeNMQajw7PVXkoSMOtBvIgqiHiOBEis63kv Dnb9Fdn3EakGr9tkH6YOLqyjPOlLMg6ZvnvBbEdwcxpt4w9Z8cozwcpUf1+3GYohlfDN NJf4ArrapvyGTRvzDuXD9+ojkwzmS33evyAc4yaV0Sv3jqdsUjAjog4DYIZz+XnxRZWf PS5Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1794612847; x=1795217647; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=MZNgkM904EAWrQX1/wn3079usEV+qyaStHRPZPAF7SI=; b=LC2HJF1R/SLrgGB9T5vh75qNgRWn8jZ4V88gnJMpLtqvenHenwxo3QRNQCEhIKx0j5 709lVn37xuObaL66D9jM+o8Et5DQEIJ5tfzHMTDwpC1ur3ckn8jA3DtS6ztgshqsG4GA T/5WMFYsPTFwv7Z/aAUmCfPPyYuMVlThKDuxTu5KjrNZoIjpROKkPfL9T7oBFcRk/K6F v4YF/Pw0vLIwCMzAMtoW1OcapMotjq4pzhdMWHQBLEpS3kyopX7vNHaXNc16X7YyKQoA 9mQH2SFmk/mtsJ4gKkeDltIlyyndLI4B42iH2EiCc61cYMwIIioTHs6Q0TiS34gU/iFr aWbg== X-Gm-Message-State: APuU4Z/HsicHvUrPkZQZ+8moVu73NuT27Nz3Q18HUpOjewmqJlKmcxwH WUOZHZMJcxh4TH5LMJqjDDC07zh7g6VWRQyH63W4/JKcqxuMxe36SoopyhPsSw== X-Gm-Gg: AYBFou0eBy6OV35a3GRUXnuNfyuqt3aKc6HcLHZypEhtO67x17evIYYoh/kA/gNuOfl KOgXMiPRl34i7FdHGyHXwfHnvPlILdl32oSy97i+5ZOgnPwlPl33xlvddYLltOJero0UeKeKwxf 5GCry77haSFZ3zuaJtJg1XU4Ek/C9wV0z+w3R2S49A33iNxoUpDI7W83R9fUEH/cjV2EsvPN4g7 R2Y5dMHpbUmB/c32H0or3/it/w8/+c+TqD0Uvpjb6c5Swx8JJesD/9VwIfb9gDLO8fUIVaUYOI/ BhwURZi4poXfJWTsSsl1YyUcKwF6NaHC1M2rk2lNmSENcn1H3/w/YGkbFkxJVgsxgWpvHpzAjEt CYb3V/cpbPDE60B28/Mm4yJENIIT8ydHoEwwCKbaLvbqveozYtvbIlJJobxOJqrufj5n1f+TxiI hYXKXugwhvLdOcxezrC46LdQ5n3EyJrb8HvXLaxDoWM7h7ZVimLIp7064mQUMzrJuTff0nmf5gA 6hQ3fjivjvn4Q0WWODBLDn4ruS7uvBDOw6G4jxlULCwGHiIeM1n/cJqLCxBOvv2aL3ccJRxUEsY xSoXE+ipuk7co8lHi0xopQcWrWcyMPA= X-Received: by 2002:a05:7301:2a9c:b0:372:79a0:e8a3 with SMTP id 5a478bee46e88-37963374fdemr3580596eec.1.1794612847372; Fri, 13 Nov 2026 15:34:07 -0800 (PST) Received: from eldorado ([2600:8802:b00:1f88::287]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-379553316f2sm10726041eec.9.2026.11.13.15.34.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 13 Nov 2026 15:34:06 -0800 (PST) From: Florian Fainelli To: linux-mips@vger.kernel.org Cc: Florian Fainelli , Thomas Bogendoerfer , Jonathan Corbet , Shuah Khan , Randy Dunlap , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , James Clark , Thomas Gleixner , linux-doc@vger.kernel.org (open list:DOCUMENTATION), linux-kernel@vger.kernel.org (open list), linux-perf-users@vger.kernel.org (open list:PERFORMANCE EVENTS SUBSYSTEM), "Maciej W. Rozycki" Subject: [PATCH v2 1/3] MIPS: SiByte: Wire up the CPU interrupt controller Date: Fri, 13 Nov 2026 15:33:54 -0800 Message-ID: <20261113233358.538698-2-f.fainelli@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20261113233358.538698-1-f.fainelli@gmail.com> References: <20261113233358.538698-1-f.fainelli@gmail.com> X-Mailing-List: linux-mips@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Initialize the MIPS CPU interrupt controller on SB1250 and BCM1480 so CPU-local interrupts have a configured irq_chip and handler. Reserve IRQs 128 through 135 above both interrupt mapper ranges, and dispatch BCM1480 IP7 through the CPU controller as SB1250 already does. This provides the CPU-local IP7 interrupt needed by the SB1 performance counters without overlapping the SiByte interrupt mapper IRQ numbers. Signed-off-by: Florian Fainelli --- arch/mips/include/asm/mach-sibyte/irq.h | 10 ++++++++++ arch/mips/sibyte/bcm1480/irq.c | 7 ++++++- arch/mips/sibyte/sb1250/irq.c | 3 +++ 3 files changed, 19 insertions(+), 1 deletion(-) create mode 100644 arch/mips/include/asm/mach-sibyte/irq.h diff --git a/arch/mips/include/asm/mach-sibyte/irq.h b/arch/mips/include/asm/mach-sibyte/irq.h new file mode 100644 index 000000000000..b7073830d2ec --- /dev/null +++ b/arch/mips/include/asm/mach-sibyte/irq.h @@ -0,0 +1,10 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +#ifndef __ASM_MACH_SIBYTE_IRQ_H +#define __ASM_MACH_SIBYTE_IRQ_H + +/* Keep CPU-local interrupts above both SiByte interrupt mapper ranges. */ +#define MIPS_CPU_IRQ_BASE 128 + +#include + +#endif diff --git a/arch/mips/sibyte/bcm1480/irq.c b/arch/mips/sibyte/bcm1480/irq.c index 4c18a2c755d2..5eff85a8659b 100644 --- a/arch/mips/sibyte/bcm1480/irq.c +++ b/arch/mips/sibyte/bcm1480/irq.c @@ -15,6 +15,7 @@ #include #include #include +#include #include #include @@ -242,6 +243,8 @@ void __init arch_init_irq(void) unsigned int imask = STATUSF_IP4 | STATUSF_IP3 | STATUSF_IP2 | STATUSF_IP1 | STATUSF_IP0; + mips_cpu_irq_init(); + /* Default everything to IP2 */ /* Start with _high registers which has no bit 0 interrupt source */ for (i = 1; i < BCM1480_NR_IRQS_HALF; i++) { /* was I0 */ @@ -337,7 +340,9 @@ asmlinkage void plat_irq_dispatch(void) pending = read_c0_cause() & read_c0_status(); - if (pending & CAUSEF_IP4) + if (pending & CAUSEF_IP7) + do_IRQ(MIPS_CPU_IRQ_BASE + 7); + else if (pending & CAUSEF_IP4) do_IRQ(K_BCM1480_INT_TIMER_0 + cpu); #ifdef CONFIG_SMP else if (pending & CAUSEF_IP3) diff --git a/arch/mips/sibyte/sb1250/irq.c b/arch/mips/sibyte/sb1250/irq.c index 57943fe3ac03..2df115269f81 100644 --- a/arch/mips/sibyte/sb1250/irq.c +++ b/arch/mips/sibyte/sb1250/irq.c @@ -15,6 +15,7 @@ #include #include #include +#include #include #include @@ -225,6 +226,8 @@ void __init arch_init_irq(void) unsigned int imask = STATUSF_IP4 | STATUSF_IP3 | STATUSF_IP2 | STATUSF_IP1 | STATUSF_IP0; + mips_cpu_irq_init(); + /* Default everything to IP2 */ for (i = 0; i < SB1250_NR_IRQS; i++) { /* was I0 */ __raw_writeq(IMR_IP2_VAL, -- 2.53.0