From: David Daney <david.s.daney@gmail.com>
To: Deng-Cheng Zhu <dengcheng.zhu@gmail.com>
Cc: linux-mips@linux-mips.org, ralf@linux-mips.org,
a.p.zijlstra@chello.nl, paulus@samba.org, mingo@elte.hu,
acme@redhat.com, jamie.iles@picochip.com, will.deacon@arm.com
Subject: Re: [PATCH v5 06/12] MIPS: add support for hardware performance events (mipsxx)
Date: Sat, 29 May 2010 11:13:29 -0700 [thread overview]
Message-ID: <4C015949.4060106@gmail.com> (raw)
In-Reply-To: <AANLkTim22Di_l7pM_qGA79MA0xejpi0Lo1OTZqCvP7-L@mail.gmail.com>
On 05/28/2010 08:10 PM, Deng-Cheng Zhu wrote:
> 2010/5/28 David Daney<david.s.daney@gmail.com>:
>
>> General comments:
>>
>> Can you separate the code that reads and writes the performance counter
>> registers from the definitions of the various counters themselves?
>>
> [DC]:
> 1) Do you mean to move M_PERFCTL_* stuff out into pmu.h (or mipsregs.h)?
> If yes, that's OK. Again (my reply for [1/12] mentions this for the 1st
> time): After making Oprofile use Perf-events as backend (patches 8~12 do
> this), register definitions and read/write functions will locate in pmu.h
> (or mipsregs.h) and perf_event_$cpu.c, respectively.
> 2) According to your reply to [7/12], do you mean the perf counter
> read/write functions (such as mipsxx_pmu_read_counter()) are generic
> support functions? No, they are specific for mipsxx CPUs.
>
>
Basically what I had in mind is that for all MIPS CPUs that have this
style of performance counters, the counters are all read in the same
manner (by reading the c0_PerfCnt registers). However each CPU type has
its own set of events that can be counted.
So I was thinking to separate the common code that accesses the
registers from the CPU specific code that deals with the specific names
and properties of the various events.
David Daney
next prev parent reply other threads:[~2010-05-29 18:13 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2010-05-27 13:03 [PATCH v5 00/12] MIPS performance event support v5 Deng-Cheng Zhu
2010-05-27 13:03 ` [PATCH v5 01/12] MIPS/Oprofile: extract PMU defines/helper functions for sharing Deng-Cheng Zhu
2010-05-27 21:48 ` David Daney
2010-05-29 3:06 ` Deng-Cheng Zhu
2010-05-29 3:06 ` Deng-Cheng Zhu
2010-05-29 18:20 ` David Daney
2010-05-27 13:03 ` [PATCH v5 02/12] MIPS: use generic atomic64 in non-64bit kernels Deng-Cheng Zhu
2010-05-27 21:55 ` David Daney
2010-05-27 13:03 ` [PATCH v5 03/12] MIPS: add support for software performance events Deng-Cheng Zhu
2010-05-27 22:15 ` David Daney
2010-05-27 13:03 ` [PATCH v5 04/12] MIPS: add support for hardware performance events (skeleton) Deng-Cheng Zhu
2010-05-27 22:33 ` David Daney
2010-05-29 3:08 ` Deng-Cheng Zhu
2010-05-29 3:08 ` Deng-Cheng Zhu
2010-05-27 13:03 ` [PATCH v5 05/12] MIPS/Perf-events: add callchain support Deng-Cheng Zhu
2010-05-27 22:39 ` David Daney
2010-05-27 13:03 ` [PATCH v5 06/12] MIPS: add support for hardware performance events (mipsxx) Deng-Cheng Zhu
2010-05-27 22:44 ` David Daney
2010-05-29 3:10 ` Deng-Cheng Zhu
2010-05-29 3:10 ` Deng-Cheng Zhu
2010-05-29 18:13 ` David Daney [this message]
2010-05-27 13:03 ` [PATCH v5 07/12] MIPS/Perf-events: add raw event support for mipsxx 24K/34K/74K/1004K Deng-Cheng Zhu
2010-05-27 22:48 ` David Daney
2010-05-29 3:10 ` Deng-Cheng Zhu
2010-05-29 3:10 ` Deng-Cheng Zhu
2010-05-27 13:03 ` [PATCH v5 08/12] MIPS: move mipsxx pmu helper functions to Perf-events Deng-Cheng Zhu
2010-05-27 22:52 ` David Daney
2010-05-29 3:12 ` Deng-Cheng Zhu
2010-05-29 3:12 ` Deng-Cheng Zhu
2010-05-27 13:03 ` [PATCH v5 09/12] MIPS/Perf-events: replace pmu names with numeric IDs Deng-Cheng Zhu
2010-05-27 23:10 ` David Daney
2010-05-29 3:13 ` Deng-Cheng Zhu
2010-05-29 3:13 ` Deng-Cheng Zhu
2010-05-27 13:03 ` [PATCH v5 10/12] MIPS/Perf-events: allow modules to get pmu number of counters Deng-Cheng Zhu
2010-05-27 23:16 ` David Daney
2010-05-29 3:14 ` Deng-Cheng Zhu
2010-05-29 3:14 ` Deng-Cheng Zhu
2010-05-27 13:03 ` [PATCH v5 11/12] MIPS/Oprofile: use Perf-events framework as backend Deng-Cheng Zhu
2010-05-27 23:24 ` David Daney
2010-05-29 3:15 ` Deng-Cheng Zhu
2010-05-29 3:15 ` Deng-Cheng Zhu
2010-05-27 13:03 ` [PATCH v5 12/12] MIPS/Oprofile: remove old files and update Kconfig/Makefile Deng-Cheng Zhu
2010-05-27 23:26 ` David Daney
2010-05-29 3:18 ` Deng-Cheng Zhu
2010-05-29 3:18 ` Deng-Cheng Zhu
2010-05-27 13:15 ` [PATCH v5 00/12] MIPS performance event support v5 Deng-Cheng Zhu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4C015949.4060106@gmail.com \
--to=david.s.daney@gmail.com \
--cc=a.p.zijlstra@chello.nl \
--cc=acme@redhat.com \
--cc=dengcheng.zhu@gmail.com \
--cc=jamie.iles@picochip.com \
--cc=linux-mips@linux-mips.org \
--cc=mingo@elte.hu \
--cc=paulus@samba.org \
--cc=ralf@linux-mips.org \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).