From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
To: "Steven J. Hill" <Steven.Hill@imgtec.com>
Cc: linux-mips@linux-mips.org, ralf@linux-mips.org
Subject: Re: [PATCH v7] MIPS: micromips: Fix improper definition of ISA exception bit.
Date: Thu, 06 Jun 2013 01:27:04 +0400 [thread overview]
Message-ID: <51AFAD28.1010608@cogentembedded.com> (raw)
In-Reply-To: <1370466783-21288-1-git-send-email-Steven.Hill@imgtec.com>
On 06/06/2013 01:13 AM, Steven J. Hill wrote:
> The ISA exception bit selects whether exceptions are taken in classic
> or microMIPS mode. This bit is Config3.ISAOnExc and was improperly
> defined as bits 16 and 17 instead of just bit 16. A new function was
> added so that platforms could set this bit when running a kernel
> compiled with only microMIPS instructions.
>
> Signed-off-by: Steven J. Hill <Steven.Hill@imgtec.com>
> Acked-by: David Daney <david.daney@cavium.com>
> ---
> Changes from v6:
> * Add '#ifdef SYS_SUPPORTS_MICROMIPS' around body of
> 'set_micromips_exception_mode' function. Platforms that
> do not support microMIPS will optimize it out.
>
> arch/mips/include/asm/mipsregs.h | 20 +++++++++++++++++++-
> arch/mips/kernel/cpu-probe.c | 3 ---
> arch/mips/kernel/traps.c | 5 +++++
> 3 files changed, 24 insertions(+), 4 deletions(-)
>
> diff --git a/arch/mips/include/asm/mipsregs.h b/arch/mips/include/asm/mipsregs.h
> index 87e6207..0a9544a 100644
> --- a/arch/mips/include/asm/mipsregs.h
> +++ b/arch/mips/include/asm/mipsregs.h
> @@ -596,7 +596,7 @@
> #define MIPS_CONF3_RXI (_ULCAST_(1) << 12)
> #define MIPS_CONF3_ULRI (_ULCAST_(1) << 13)
> #define MIPS_CONF3_ISA (_ULCAST_(3) << 14)
> -#define MIPS_CONF3_ISA_OE (_ULCAST_(3) << 16)
> +#define MIPS_CONF3_ISA_OE (_ULCAST_(1) << 16)
> #define MIPS_CONF3_VZ (_ULCAST_(1) << 23)
>
> #define MIPS_CONF4_MMUSIZEEXT (_ULCAST_(255) << 0)
> @@ -1161,6 +1161,24 @@ do { \
> #define write_c0_brcm_sleepcount(val) __write_32bit_c0_register($22, 7, val)
>
> /*
> + * Set exceptions to be taken in microMIPS mode only, otherwise
> + * set for classic exceptions.
> + */
> +static inline void set_micromips_exception_mode(void)
> +{
> +#ifdef SYS_SUPPORTS_MICROMIPS
> + unsigned int config3 = read_c0_config3();
> +
> +#ifdef CONFIG_CPU_MICROMIPS
> + if (config3 & MIPS_CONF3_ISA)
> + write_c0_config3(config3 | MIPS_CONF3_ISA_OE);
> + else
> +#endif
> + write_c0_config3(config3 & ~MIPS_CONF3_ISA_OE);
> +#endif
Let me remind that #ifdef's inside the function body are considered
ugly and
should be avoided if at all possible (by defining an empty
implementation in the
#else branch).
WBR, Sergei
prev parent reply other threads:[~2013-06-05 21:27 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-06-05 21:13 [PATCH v7] MIPS: micromips: Fix improper definition of ISA exception bit Steven J. Hill
2013-06-05 21:27 ` Sergei Shtylyov [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=51AFAD28.1010608@cogentembedded.com \
--to=sergei.shtylyov@cogentembedded.com \
--cc=Steven.Hill@imgtec.com \
--cc=linux-mips@linux-mips.org \
--cc=ralf@linux-mips.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox