linux-mips.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Sergey Shtylyov <s.shtylyov@omp.ru>
To: Gregory CLEMENT <gregory.clement@bootlin.com>,
	Paul Burton <paulburton@kernel.org>,
	Thomas Bogendoerfer <tsbogend@alpha.franken.de>,
	<linux-mips@vger.kernel.org>,
	Jiaxun Yang <jiaxun.yang@flygoat.com>,
	Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>
Cc: "Vladimir Kondratiev" <vladimir.kondratiev@mobileye.com>,
	"Tawfik Bayouk" <tawfik.bayouk@mobileye.com>,
	"Alexandre Belloni" <alexandre.belloni@bootlin.com>,
	"Théo Lebrun" <theo.lebrun@bootlin.com>,
	"Thomas Petazzoni" <thomas.petazzoni@bootlin.com>
Subject: Re: [PATCH v4 09/22] MIPS: traps: Handle CPU with non standard vint offset
Date: Fri, 8 Dec 2023 20:19:48 +0300	[thread overview]
Message-ID: <94e4bafb-7c4d-d6bf-7440-f487243a1a59@omp.ru> (raw)
In-Reply-To: <20231208161249.1827174-10-gregory.clement@bootlin.com>

On 12/8/23 7:12 PM, Gregory CLEMENT wrote:

> From: Jiaxun Yang <jiaxun.yang@flygoat.com>
> 
> Some BMIPS cpus has none standard start offset for vector interrupts.
> 
> Handle those CPUs in vector size calculation and handler setup process.
> 
> Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
> ---
>  arch/mips/kernel/traps.c | 32 +++++++++++++++++++++++---------
>  1 file changed, 23 insertions(+), 9 deletions(-)
> 
> diff --git a/arch/mips/kernel/traps.c b/arch/mips/kernel/traps.c
> index ea59d321f713e..651c9ec6265a9 100644
> --- a/arch/mips/kernel/traps.c
> +++ b/arch/mips/kernel/traps.c
> @@ -74,7 +74,6 @@
>  
>  #include "access-helper.h"
>  
> -#define MAX(a, b) ((a) >= (b) ? (a) : (b))
>  
>  extern void check_wait(void);
>  extern asmlinkage void rollback_handle_int(void);
> @@ -2005,6 +2004,7 @@ void __noreturn nmi_exception_handler(struct pt_regs *regs)
>  unsigned long ebase;
>  EXPORT_SYMBOL_GPL(ebase);
>  unsigned long exception_handlers[32];
> +static unsigned long vi_vecbase;
>  unsigned long vi_handlers[64];
>  
>  void reserve_exception_space(phys_addr_t addr, unsigned long size)
> @@ -2074,7 +2074,7 @@ static void *set_vi_srs_handler(int n, vi_handler_t addr, int srs)
>  		handler = (unsigned long) addr;
>  	vi_handlers[n] = handler;
>  
> -	b = (unsigned char *)(ebase + 0x200 + n*VECTORSPACING);
> +	b = (unsigned char *)(vi_vecbase + n*VECTORSPACING);

   Add spaces around * for consistency please.

[...]
> @@ -2370,20 +2370,33 @@ void __init trap_init(void)
>  	extern char except_vec3_generic;
>  	extern char except_vec4;
>  	extern char except_vec3_r4000;
> -	unsigned long i, vec_size;
> +	unsigned long i, vec_size, vi_vec_offset;
>  	phys_addr_t ebase_pa;
>  
>  	check_wait();
>  
> +	if (cpu_has_veic || cpu_has_vint) {
> +		switch (current_cpu_type()) {
> +		case CPU_BMIPS3300:
> +		case CPU_BMIPS4380:
> +			vi_vec_offset = 0x400;
> +			break;
> +		case CPU_BMIPS5000:
> +			vi_vec_offset = 0x1000;
> +			break;
> +		default:
> +			vi_vec_offset = 0x200;
> +			break;
> +		}
> +		vec_size = vi_vec_offset + VECTORSPACING*64;

   Here as well...

[...]

MBR, Sergey

  reply	other threads:[~2023-12-08 17:19 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-12-08 16:12 [PATCH v4 00/22] Add support for the Mobileye EyeQ5 SoC Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 01/22] MIPS: compressed: Use correct instruction for 64 bit code Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 02/22] MIPS: Export higher/highest relocation functions in uasm Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 03/22] MIPS: spaces: Define a couple of handy macros Gregory CLEMENT
2023-12-08 17:24   ` Sergey Shtylyov
2023-12-08 16:12 ` [PATCH v4 04/22] MIPS: genex: Fix except_vec_vi for kernel in XKPHYS Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 05/22] MIPS: Fix set_uncached_handler for ebase " Gregory CLEMENT
2023-12-08 17:22   ` Sergey Shtylyov
2023-12-08 17:22   ` Sergey Shtylyov
2023-12-08 16:12 ` [PATCH v4 06/22] MIPS: Refactor mips_cps_core_entry implementation Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 07/22] MIPS: Fix cache issue with mips_cps_core_entry Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 08/22] MIPS: Allow kernel base to be set from Kconfig for all platforms Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 09/22] MIPS: traps: Handle CPU with non standard vint offset Gregory CLEMENT
2023-12-08 17:19   ` Sergey Shtylyov [this message]
2023-12-08 16:12 ` [PATCH v4 10/22] MIPS: Avoid unnecessary reservation of exception space Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 11/22] MIPS: traps: Enhance memblock ebase allocation process Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 12/22] MIPS: Get rid of CONFIG_NO_EXCEPT_FILL Gregory CLEMENT
2023-12-08 17:02   ` Sergey Shtylyov
2023-12-08 16:12 ` [PATCH v4 13/22] MIPS: traps: Give more explanations if ebase doesn't belong to KSEG0 Gregory CLEMENT
2023-12-08 16:45   ` Sergey Shtylyov
2023-12-08 16:12 ` [PATCH v4 14/22] dt-bindings: Add vendor prefix for Mobileye Vision Technologies Ltd Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 15/22] dt-bindings: mips: cpus: Sort the entries Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 16/22] dt-bindings: mips: cpu: Add I-Class I6500 Multiprocessor Core Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 17/22] dt-bindings: mips: Add bindings for Mobileye SoCs Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 18/22] dt-bindings: mfd: syscon: Document EyeQ5 OLB Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 19/22] MIPS: mobileye: Add EyeQ5 dtsi Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 20/22] MIPS: mobileye: Add EPM5 device tree Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 21/22] MIPS: generic: Add support for Mobileye EyeQ5 Gregory CLEMENT
2023-12-08 16:12 ` [PATCH v4 22/22] MAINTAINERS: Add entry for Mobileye MIPS SoCs Gregory CLEMENT

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=94e4bafb-7c4d-d6bf-7440-f487243a1a59@omp.ru \
    --to=s.shtylyov@omp.ru \
    --cc=alexandre.belloni@bootlin.com \
    --cc=devicetree@vger.kernel.org \
    --cc=gregory.clement@bootlin.com \
    --cc=jiaxun.yang@flygoat.com \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mips@vger.kernel.org \
    --cc=paulburton@kernel.org \
    --cc=robh+dt@kernel.org \
    --cc=tawfik.bayouk@mobileye.com \
    --cc=theo.lebrun@bootlin.com \
    --cc=thomas.petazzoni@bootlin.com \
    --cc=tsbogend@alpha.franken.de \
    --cc=vladimir.kondratiev@mobileye.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).