Linux MIPS Architecture development
 help / color / mirror / Atom feed
 messages from 2015-01-14 03:08:43 to 2015-01-16 11:08:45 UTC [more...]

[PATCH RFC v2 00/70] Add MIPS R6 support
 2015-01-16 10:49 UTC  (142+ messages)
` [PATCH RFC v2 01/70] MIPS: Add generic QEMU PRid and cpu type identifiers
` [PATCH RFC v2 02/70] MIPS: Add cases for CPU_QEMU_GENERIC
` [PATCH RFC v2 03/70] MIPS: Add MIPS generic QEMU probe support
` [PATCH RFC v2 04/70] MIPS: Add build support for the MIPS R6 ISA
` [PATCH RFC v2 05/70] MIPS: mm: uasm: Add signed 9-bit immediate related macros
` [PATCH RFC v2 06/70] MIPS: mm: Add MIPS R6 instruction encodings
` [PATCH RFC v2 07/70] MIPS: asm: asm: Add new macros to set ISA and arch asm annotations
` [PATCH RFC v2 08/70] MIPS: asm: module: define MODULE_PROC_FAMILY for MIPS R6
` [PATCH RFC v2 09/70] MIPS: asm: stackframe: Do not preserve the HI/LO registers on "
` [PATCH RFC v2 10/70] MIPS: asm: asmmacro: Drop unused 'reg' argument on MIPSR2
` [PATCH RFC v2 11/70] MIPS: asm: asmmacro: Add MIPS R6 support to the simple EI/DI variants
` [PATCH RFC v2 12/70] MIPS: asm: asmmacro: Replace add instructions with "addui"
` [PATCH RFC v2 13/70] MIPS: Use generic checksum functions for MIPS R6
` [PATCH RFC v2 14/70] MIPS: asm: cpu: Add MIPSR6 ISA definitions
` [PATCH RFC v2 15/70] MIPS: asm: hazards: Add MIPSR6 definitions
` [PATCH RFC v2 16/70] MIPS: asm: irqflags: Add MIPS R6 related definitions
` [PATCH RFC v2 17/70] MIPS: asm: r4kcache: Add MIPS R6 cache unroll functions
` [PATCH RFC v2 18/70] MIPS: asm: spram: Add MIPS R6 related definitions
` [PATCH RFC v2 19/70] MIPS: Use the new "ZC" constraint for MIPS R6
` [PATCH RFC v2 20/70] MIPS: asm: cmpxchg: Update ISA constraints for MIPS R6 support
` [PATCH RFC v2 21/70] MIPS: asm: atomic: "
` [PATCH RFC v2 22/70] MIPS: asm: bitops: "
` [PATCH RFC v2 23/70] MIPS: asm: futex: Set the appropriate ISA level for MIPS R6
` [PATCH RFC v2 24/70] MIPS: asm: spinlock: Replace sub instruction with addiu
` [PATCH RFC v2 25/70] MIPS: asm: local: Set the appropriate ISA level for MIPS R6
` [PATCH RFC v2 26/70] MIPS: kernel: cpu-bugs64: Do not check R6 cores for existing 64-bit bugs
` [PATCH RFC v2 27/70] MIPS: kernel: cevt-r4k: Add MIPS R6 to the c0_compare_interrupt handler
` [PATCH RFC v2 28/70] MIPS: kernel: cpu-probe.c: Add support for MIPS R6
` [PATCH RFC v2 29/70] MIPS: kernel: entry.S: Add MIPS R6 related definitions
` [PATCH RFC v2 30/70] MIPS: kernel: proc: Add MIPS R6 support to /proc/cpuinfo
` [PATCH RFC v2 31/70] MIPS: kernel: traps: Add MIPS R6 related definitions
` [PATCH RFC v2 32/70] MIPS: kernel: r4k_switch: Add support for MIPS R6
` [PATCH RFC v2 33/70] MIPS: kernel: r4k_fpu: "
` [PATCH RFC v2 34/70] MIPS: kernel: genex: Set correct ISA level
` [PATCH RFC v2 35/70] MIPS: kernel: cps-vec: Replace addi with addiu
` [PATCH RFC v2 36/70] MIPS: kernel: unaligned: Add support for the MIPS R6
` [PATCH RFC v2 37/70] MIPS: kernel: syscall: Set the appropriate ISA level for "
` [PATCH RFC v2 38/70] MIPS: lib: memcpy: Add MIPS R6 support
` [PATCH RFC v2 39/70] MIPS: lib: memset: "
` [PATCH RFC v2 40/70] MIPS: mm: page: "
` [PATCH RFC v2 41/70] MIPS: mm: tlbex: Use cpu_has_mips_r2_exec_hazard for the EHB instruction
` [PATCH RFC v2 42/70] MIPS: mm: c-r4k: Set the correct ISA level
` [PATCH RFC v2 43/70] MIPS: mm: scache: Add secondary cache support for MIPS R6 cores
` [PATCH RFC v2 44/70] MIPS: kernel: Prepare the JR instruction for emulation on MIPS R6
` [PATCH RFC v2 45/70] MIPS: kernel: branch: Prevent BLTZL emulation for "
` [PATCH RFC v2 46/70] MIPS: kernel: branch: Prevent BGEZL "
` [PATCH RFC v2 47/70] MIPS: kernel: branch: Prevent BLTZAL "
` [PATCH RFC v2 48/70] MIPS: kernel: branch: Prevent BGEZAL "
` [PATCH RFC v2 49/70] MIPS: kernel: branch: Prevent BEQL "
` [PATCH RFC v2 50/70] MIPS: kernel: branch: Prevent BNEL "
` [PATCH RFC v2 51/70] MIPS: kernel: branch: Prevent BLEZL "
` [PATCH RFC v2 52/70] MIPS: kernel: branch: Prevent BGTZL "
` [PATCH RFC v2 53/70] MIPS: Emulate the BC1{EQ,NE}Z FPU instructions
` [PATCH RFC v2 54/70] MIPS: Emulate the new MIPS R6 B{L,G}Ε{Z,}{AL,}C instructions
` [PATCH RFC v2 55/70] MIPS: Emulate the new MIPS R6 B{L,G}T{Z,}{AL,}C instructions
` [PATCH RFC v2 56/70] MIPS: Emulate the new MIPS R6 branch compact (BC) instruction
` [PATCH RFC v2 57/70] MIPS: Emulate the new MIPS R6 BOVC, BEQC and BEQZALC instructions
` [PATCH RFC v2 58/70] MIPS: Emulate the new MIPS R6 BNVC, BNEC and BNEZLAC instructions
` [PATCH RFC v2 59/70] MIPS: Emulate the new MIPS R6 BALC instruction
` [PATCH RFC v2 60/70] MIPS: Emulate the new MIPS R6 BEQZC and JIC instructions
` [PATCH RFC v2 61/70] MIPS: Emulate the new MIPS R6 BNEZC and JIALC instructions
` [PATCH RFC v2 62/70] MIPS: Add LLB bit and related feature for the Config 5 CP0 register
` [PATCH RFC v2 63/70] MIPS: asm: mipsregs: Add support for the LLADDR register
` [PATCH RFC v2 64/70] MIPS: kernel: mips-r2-to-r6-emul: Add R2 emulator for MIPS R6
` [PATCH RFC v2 65/70] MIPS: Make use of the ERETNC instruction on "
` [PATCH RFC v2 66/70] MIPS: Handle MIPS IV, V and R2 FPU instructions on MIPS R6 as well
` [PATCH RFC v2 67/70] MIPS: kernel: process: Do not allow FR=0 on MIPS R6
` [PATCH RFC v2 68/70] MIPS: kernel: elf: Improve the overall ABI and FPU mode checks
` [PATCH RFC v2 69/70] MIPS: Malta: Add support for building MIPS R6 kernel
` [PATCH RFC v2 70/70] MIPS: Add Malta QEMU 32R6 defconfig

[RFC 00/11] i2c: add generic quirk infrastructure
 2015-01-16  8:18 UTC  (6+ messages)
` [RFC 01/11] i2c: add quirk structure to describe adapter flaws

[PATCH 02/28] PCI: Rip out pci_bus_add_devices() from pci_scan_root_bus()
 2015-01-16  1:44 UTC  (2+ messages)

[PATCH v2 1/2] MIPS: OCTEON: fix kernel crash when offlining a CPU
 2015-01-15 21:01 UTC  (2+ messages)
` [PATCH v2 2/2] MIPS: fix kernel lockup or crash after CPU offline/online

MIPS: Fix kernel lockup or crash after CPU offline/online
 2015-01-15 21:01 UTC 

MIPS: Fix kernel lockup or crash after CPU offline/online
 2015-01-15 21:01 UTC 

[PATCH 1/2] MIPS: OCTEON: fix kernel crash when offlining a CPU
 2015-01-15 20:24 UTC  (6+ messages)
` [PATCH 2/2] MIPS: fix kernel lockup or crash after CPU offline/online

[PATCH 3.19] MIPS: irq: fix disable_irq on CPU IRQs
 2015-01-15 18:05 UTC 

MIPS: IRQ: Fix disable_irq on CPU IRQs
 2015-01-15 18:05 UTC 

MIPS: IRQ: Fix disable_irq on CPU IRQs
 2015-01-15 18:05 UTC 

[PATCH V2 00/24] MIPS GIC cleanup, part 1
 2015-01-15 17:25 UTC  (12+ messages)
` [PATCH V2 18/24] irqchip: mips-gic: Stop using per-platform mapping tables

[PATCH] MIPS: smp-cps: cpu_set FPU mask if FPU present
 2015-01-15 15:41 UTC  (2+ messages)

[PATCH] MIPS: ELF: fix loading o32 binaries on 64-bit kernels
 2015-01-15 14:11 UTC  (3+ messages)

[PATCH v3 00/15] MIPS: OCTEON: Some partial support for Octeon III
 2015-01-15 13:11 UTC  (32+ messages)
` [PATCH v3 01/15] MIPS: OCTEON: Save/Restore wider multiply registers in OCTEON III CPUs
` [PATCH v3 02/15] MIPS: OCTEON: Fix FP context save
` [PATCH v3 03/15] MIPS: OCTEON: Save and restore CP2 SHA3 state
` [PATCH v3 04/15] MIPS: OCTEON: Use correct instruction to read 64-bit COP0 register
` [PATCH v3 05/15] MIPS: OCTEON: Delete unused COP2 saving code
` [PATCH v3 06/15] MIPS: OCTEON: Implement the core-16057 workaround
` [PATCH v3 07/15] MIPS: OCTEON: Add ability to used an initrd from a named memory block
` [PATCH v3 08/15] MIPS: OCTEON: Add little-endian support to asm/octeon/octeon.h
` [PATCH v3 09/15] MIPS: OCTEON: Implement DCache errata workaround for all CN6XXX
` [PATCH v3 10/15] MIPS: OCTEON: Update octeon-model.h code for new SoCs
` [PATCH v3 11/15] MIPS: OCTEON: Core-15169 Workaround and general CVMSEG cleanup
` [PATCH v3 12/15] MIPS: OCTEON: Remove setting of processor specific CVMCTL icache bits
` [PATCH v3 13/15] MIPS: OCTEON: More OCTEONIII support
` [PATCH v3 14/15] MIPS: OCTEON: Don't do acknowledge operations for level triggered irqs
` [PATCH v3 15/15] MIPS: OCTEON: irq: add CIB and other fixes

[PATCH] MIPS: Fix MIPS32_COMPAT recursive dependency
 2015-01-14 11:40 UTC  (2+ messages)

[ÞATCH] kvmtool, mips: Support more than 256 MB guest memory
 2015-01-14  3:08 UTC  (5+ messages)
    ` [ÞATCH v2] "


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox