From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id E26E4C3DA4A for ; Tue, 20 Aug 2024 08:03:34 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 4EC536B007B; Tue, 20 Aug 2024 04:03:34 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id 49E286B0082; Tue, 20 Aug 2024 04:03:34 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 340486B0088; Tue, 20 Aug 2024 04:03:34 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0016.hostedemail.com [216.40.44.16]) by kanga.kvack.org (Postfix) with ESMTP id 10A7E6B007B for ; Tue, 20 Aug 2024 04:03:34 -0400 (EDT) Received: from smtpin01.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay09.hostedemail.com (Postfix) with ESMTP id B8A3281837 for ; Tue, 20 Aug 2024 08:03:33 +0000 (UTC) X-FDA: 82471884306.01.A83877E Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.10]) by imf30.hostedemail.com (Postfix) with ESMTP id 0DC7080009 for ; Tue, 20 Aug 2024 08:03:30 +0000 (UTC) Authentication-Results: imf30.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=YYGAyXhk; spf=pass (imf30.hostedemail.com: domain of lkp@intel.com designates 192.198.163.10 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1724140934; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=Kg89uGURYe0mQ/oz8OnB9eN0XuSS4h58pDqDfkEUsJU=; b=iuWkmkgyd5a8MiVhBRU0v0AotSc5BlYRTkWTXbt4fGTbT2zcBI6hI7ltfYWvvNg+HZrqdF F4XbgnLbh00zsaVZOw98Czq04y0hyTcgaVxikFV1YG4KGY1LZXQNRE6vUVbeDKbG80830N sqy0vD5a2vvBA49ufzGD1/Yb7lDRFA8= ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1724140934; a=rsa-sha256; cv=none; b=I8Mr6lmgZBobUMCRKt9jcJS69Vus9OF036iwrlglePiP+1BmI+3KRj+Rju9AsNJUh5wX1q WUjQml12KP1mnRYfhATXhFgqlia0H3NtigJptwsyQt69aYTaRTMNcZmdHt8cPrjLT4In6k Al/EcRVmdlDeI1qLQBdp3fg/oSaclmM= ARC-Authentication-Results: i=1; imf30.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=YYGAyXhk; spf=pass (imf30.hostedemail.com: domain of lkp@intel.com designates 192.198.163.10 as permitted sender) smtp.mailfrom=lkp@intel.com; dmarc=pass (policy=none) header.from=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1724141011; x=1755677011; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=0BQRMn2iq5py+pyV5ZFgCOVX4sHafSCNgulGe91HtT8=; b=YYGAyXhkrv91c1kOD7N5q/x5IDOlz0eeBFoTqpobLlKHMjtJCoeDg587 JAfQnBUxOPg+logvvCQxlaL0H7NLNimgFk1vsY2ex5EnStYScJbF94tzS GBIm7vijNu2VbESLOma87ScWeqNGdXtdNwKZjp8HI/q8yiDJ2i+8lpw/P o8wClpMzXI10g4NVZc9/bwZPHfVWERlKr7keLtG34frGhf9sHdZg7Jz9S vyFQQo1T7kcYBdmaXWjgrF1qNO6BvCRbbO9H+ypSmvY+ZmwDaLFRpWWwr 9iMDbhr7GJ0Nbj1L2dJb8qU+d4b9DAEmlG4QIfhrCExKD+KS430MyxuOk w==; X-CSE-ConnectionGUID: MUzDK+MRQVOP2rvbH5KmTg== X-CSE-MsgGUID: IZP1kswUTBWObIO7xccGqg== X-IronPort-AV: E=McAfee;i="6700,10204,11169"; a="33844994" X-IronPort-AV: E=Sophos;i="6.10,161,1719903600"; d="scan'208";a="33844994" Received: from orviesa009.jf.intel.com ([10.64.159.149]) by fmvoesa104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Aug 2024 01:03:29 -0700 X-CSE-ConnectionGUID: EdumMx0DSnOLEqsw4ZYbAA== X-CSE-MsgGUID: aAK/GSw9Q3aAxXa3Z2NsGg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.10,161,1719903600"; d="scan'208";a="60624940" Received: from lkp-server01.sh.intel.com (HELO 9a732dc145d3) ([10.239.97.150]) by orviesa009.jf.intel.com with ESMTP; 20 Aug 2024 01:03:22 -0700 Received: from kbuild by 9a732dc145d3 with local (Exim 4.96) (envelope-from ) id 1sgJpo-0009sh-0P; Tue, 20 Aug 2024 08:03:20 +0000 Date: Tue, 20 Aug 2024 16:02:50 +0800 From: kernel test robot To: Jesse Taube , linux-riscv@lists.infradead.org Cc: oe-kbuild-all@lists.linux.dev, Jonathan Corbet , Paul Walmsley , Palmer Dabbelt , Albert Ou , Conor Dooley , Rob Herring , Krzysztof Kozlowski , =?iso-8859-1?Q?Cl=E9ment_L=E9ger?= , Evan Green , Andrew Jones , Jesse Taube , Charlie Jenkins , Xiao Wang , Andy Chiu , Eric Biggers , Greentime Hu , =?iso-8859-1?Q?Bj=F6rn_T=F6pel?= , Heiko Stuebner , Costa Shulyupin , Andrew Morton , Linux Memory Management List , Baoquan He , Anup Patel , Zong Li , Sami Tolvanen , Ben Dooks , Alexandre Ghiti , "Gustavo A. R. Silva" , Erick Archer Subject: Re: [PATCH v8 4/6] RISC-V: Detect unaligned vector accesses supported Message-ID: <202408201543.4MIUQPd7-lkp@intel.com> References: <20240819212605.1837175-5-jesse@rivosinc.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240819212605.1837175-5-jesse@rivosinc.com> X-Rspamd-Queue-Id: 0DC7080009 X-Stat-Signature: b7tsdin73b1engwdbns8d67g4xz14ah5 X-Rspamd-Server: rspam09 X-Rspam-User: X-HE-Tag: 1724141010-4842 X-HE-Meta: U2FsdGVkX1+QM+DWgnn5LN9Ts+hBFyRFEQN5dREdO9+zyP07kfWIyklyZNf5YgC8ap3fzAjns1ksi9hZbIIN8JgSCFpXC6eLzdf5LjL3crsXxfWZ3r8qPfSGOK4PdMDCaJ5YP0sZf2pvXbW+nyY8EklnQbH7/6eD45UtWSMihp48INyj61gKFIYZpOHEo9ORuTtfzmSqBxPyjmi4zg92Idfu0xITuma9VD/AY17BXJdnZxdN59QomPTtOzXl3nYlOFf6r8NSqZKZVKsoFXa5giMs+LREba1kpQU7jI71vCcxhHwF7cadyL05jgubzWKjdjESGzJxOGFEKyVRXbOBnQ5qxG1v9cLPmgdoHr0s2n/eXGtedwCWLohrpWaR4D59t7FprMBHS9im654ivdDXSpLc5997RRm9C699ZlDl2/UnUM2P4mMFnJ2sFndKB9kWMSqBLJd2cOEpE5nO58sGaTWYWPlhpY3aw4hwo32zUp9qz/0qYNZI2mtZYxy/h+8Eyl8h1VLiFuCO3Jy9tGA0C/NwTiqzyCwUKMq/wx03OQ6nbRPvHtQR0J9ycOnPr7mA56QflJctvNA//J4ZpD6/8hG4zMfrotiMOUac/o0zmZPMtB7XUrFbL2/OMeewTtEo00jrdvdZBtGuoEGmnYOX17YUjWd9A3Y1icIirQh/qeJtTlY3kXiVm70zKjg8VWN7Z3nhVJJD/+dlcdbKCgN9miXWLn5EcUxSUsuULN/XSGXSYxRiqfIwOW8qqKKScW1pcgpzPUELNwln3Bz6CJj5OsOcrTDBOwDSKL4dmZYBZjV2L8P0jKfuq2H0QzDmez5PQiGa39hGOlV1XOGdek6ifdhhqoQOHf0aeUuQMZu/BWRh18GPeo77uEl0VQRx4yY/WhAYWHO3isUG2x9R6nrg8O6hSvbElKsW8E+V3nXoY+dMlDlE/OSyD2eVpR8voNOFQgnVGBq7/lyCCyRfJyS B9M0HqDS 0wUA9qVAeXawKAFXLf2NOr4+56VetFsxJKs9w+xh86C8P93pBfr3WVct+GZQ0oveRO2mgRTUg9UNmgDqyZVq5vLeY195Vs9/zL1CX+vxJw6Dbc6/fV2Q9vv/0cX1IuvZgQhDr9moD+NaDOXfF8U0XWzCClRygHv5YTeZZ3rAOjH+lZtmsnR5THwNLcB3wFNLlohJ+Fm2aWYelBcDGt64BAdDTnF9EIICSx1x7hQH146uCoXroFVuWAPS3fPQHG0OMahOFyYrx5DqqK9rLYIrjrFlerw82Tn56wB1SHSfE+cmCIovtK98z316I1xybk1aX8lUKJsLHFnRuJC38pXcd8ilIJ3utAoBtaAPY0QnAPwz3s6da3gvKdNZpbodNYxhuuZmomvXmQ/Dt69YScZcC8udfRQ== X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: Hi Jesse, kernel test robot noticed the following build errors: [auto build test ERROR on 32d5f7add080a936e28ab4142bfeea6b06999789] url: https://github.com/intel-lab-lkp/linux/commits/Jesse-Taube/RISC-V-Check-scalar-unaligned-access-on-all-CPUs/20240820-052900 base: 32d5f7add080a936e28ab4142bfeea6b06999789 patch link: https://lore.kernel.org/r/20240819212605.1837175-5-jesse%40rivosinc.com patch subject: [PATCH v8 4/6] RISC-V: Detect unaligned vector accesses supported config: riscv-allnoconfig (https://download.01.org/0day-ci/archive/20240820/202408201543.4MIUQPd7-lkp@intel.com/config) compiler: riscv64-linux-gcc (GCC) 14.1.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240820/202408201543.4MIUQPd7-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202408201543.4MIUQPd7-lkp@intel.com/ All errors (new ones prefixed by >>): arch/riscv/kernel/sys_hwprobe.c: In function 'hwprobe_one_pair': >> arch/riscv/kernel/sys_hwprobe.c:263:14: error: 'RISCV_HWPROBE_KEY_VECTOR_MISALIGNED_PERF' undeclared (first use in this function) 263 | case RISCV_HWPROBE_KEY_VECTOR_MISALIGNED_PERF: | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ arch/riscv/kernel/sys_hwprobe.c:263:14: note: each undeclared identifier is reported only once for each function it appears in vim +/RISCV_HWPROBE_KEY_VECTOR_MISALIGNED_PERF +263 arch/riscv/kernel/sys_hwprobe.c 234 235 static void hwprobe_one_pair(struct riscv_hwprobe *pair, 236 const struct cpumask *cpus) 237 { 238 switch (pair->key) { 239 case RISCV_HWPROBE_KEY_MVENDORID: 240 case RISCV_HWPROBE_KEY_MARCHID: 241 case RISCV_HWPROBE_KEY_MIMPID: 242 hwprobe_arch_id(pair, cpus); 243 break; 244 /* 245 * The kernel already assumes that the base single-letter ISA 246 * extensions are supported on all harts, and only supports the 247 * IMA base, so just cheat a bit here and tell that to 248 * userspace. 249 */ 250 case RISCV_HWPROBE_KEY_BASE_BEHAVIOR: 251 pair->value = RISCV_HWPROBE_BASE_BEHAVIOR_IMA; 252 break; 253 254 case RISCV_HWPROBE_KEY_IMA_EXT_0: 255 hwprobe_isa_ext0(pair, cpus); 256 break; 257 258 case RISCV_HWPROBE_KEY_CPUPERF_0: 259 case RISCV_HWPROBE_KEY_MISALIGNED_SCALAR_PERF: 260 pair->value = hwprobe_misaligned(cpus); 261 break; 262 > 263 case RISCV_HWPROBE_KEY_VECTOR_MISALIGNED_PERF: 264 pair->value = hwprobe_vec_misaligned(cpus); 265 break; 266 267 case RISCV_HWPROBE_KEY_ZICBOZ_BLOCK_SIZE: 268 pair->value = 0; 269 if (hwprobe_ext0_has(cpus, RISCV_HWPROBE_EXT_ZICBOZ)) 270 pair->value = riscv_cboz_block_size; 271 break; 272 case RISCV_HWPROBE_KEY_HIGHEST_VIRT_ADDRESS: 273 pair->value = user_max_virt_addr(); 274 break; 275 276 case RISCV_HWPROBE_KEY_TIME_CSR_FREQ: 277 pair->value = riscv_timebase; 278 break; 279 280 /* 281 * For forward compatibility, unknown keys don't fail the whole 282 * call, but get their element key set to -1 and value set to 0 283 * indicating they're unrecognized. 284 */ 285 default: 286 pair->key = -1; 287 pair->value = 0; 288 break; 289 } 290 } 291 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki