From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 84500C8303F for ; Thu, 28 Aug 2025 16:00:23 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id C57156B002B; Thu, 28 Aug 2025 12:00:22 -0400 (EDT) Received: by kanga.kvack.org (Postfix, from userid 40) id C0D226B002C; Thu, 28 Aug 2025 12:00:22 -0400 (EDT) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id ACE7B6B002D; Thu, 28 Aug 2025 12:00:22 -0400 (EDT) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0015.hostedemail.com [216.40.44.15]) by kanga.kvack.org (Postfix) with ESMTP id 946596B002B for ; Thu, 28 Aug 2025 12:00:22 -0400 (EDT) Received: from smtpin23.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay08.hostedemail.com (Postfix) with ESMTP id 2834F14027D for ; Thu, 28 Aug 2025 16:00:22 +0000 (UTC) X-FDA: 83826628284.23.4D56AF3 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) by imf20.hostedemail.com (Postfix) with ESMTP id DCFA01C0015 for ; Thu, 28 Aug 2025 16:00:19 +0000 (UTC) Authentication-Results: imf20.hostedemail.com; dkim=pass header.d=bgdev-pl.20230601.gappssmtp.com header.s=20230601 header.b=XGqXIwKE ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1756396820; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding:in-reply-to: references:dkim-signature; bh=Q3CIOP6R6addBexxPK/W78uDHfXq29xFqD2s2SzRpU0=; b=ERxmlzENYCRAtgOg/INuD0jIu/o1zyefnOGoOx1JVe/iPOK10TWIdnO9U9cjEcscR6o6j5 XHklVMGyx8sAJHhKK8wf1VtMvEfzfrfz1CJlpulI3YQiDjBk0G1eJV0mefkwXn47JquJ2W f7FNAHqDPJEEi9kXqHxFWFG8QfQHjqg= ARC-Authentication-Results: i=1; imf20.hostedemail.com; dkim=pass header.d=bgdev-pl.20230601.gappssmtp.com header.s=20230601 header.b=XGqXIwKE; dmarc=none; spf=none (imf20.hostedemail.com: domain of brgl@bgdev.pl has no SPF policy when checking 209.85.221.49) smtp.mailfrom=brgl@bgdev.pl ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1756396820; a=rsa-sha256; cv=none; b=fDUFDRCNSIdsObOL6nlE+VGyzqJhGerqHP6BogNCcnFxi9CLIC5wQ+syR9MJkThBSWPRLs lLRruMbxibuB72jjRN3FBmWR/XxhbB9Y0Tp9jC2Mn5hjPcVfqgGqhiRyugmvp4IBZR7j/j TqSGwLYKVjWljaiw0U8a/O5jm7lrohk= Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-3c79f0a5b8bso908940f8f.1 for ; Thu, 28 Aug 2025 09:00:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bgdev-pl.20230601.gappssmtp.com; s=20230601; t=1756396818; x=1757001618; darn=kvack.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=Q3CIOP6R6addBexxPK/W78uDHfXq29xFqD2s2SzRpU0=; b=XGqXIwKE0/XdArn84M/+b6q7/JyNvYnTVCK5uOgnbvCIVnSWaemLnQueN6O0IeNCGW HN2uH0tCturnbCaGKfbLpQJ7VXqwm8sps630kY4dTNIidWZ0J7fb9zedKNzT/05GjX9K FUnCzThNLOEfgFhtG5ZGg1MJxC10Se34NUkn3e9HikZ/Q8qiqzIayzdIGZVP75VRsTkJ l5/0b+ILJT/sJmLjwppg9z4k/Pj4NMAq0/RCwIHCZzq3LRCi6gmLzU7scZC6HRChw4Fs +MezCpmpmOl0qnoXaoeGkZcwsulkThUaDTzaYIQOjGCmFasq+0U1NoCcJWhBLBJmTGCm hPhA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756396818; x=1757001618; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Q3CIOP6R6addBexxPK/W78uDHfXq29xFqD2s2SzRpU0=; b=c37VH01WTNDe80p7z1RIOkOAB9tYhzf01kmraObROFGRgaffqI7rYuNlHw3wEdKdwP CbcMTb9QHwlqyO1SifaXib6ph8l9lwUYVnAZefGA3fFanrir/8DQf48BU4GAz1JvGBDp 3PT8QZ260DBvtqF9VOpaswnS+0DS4SnpM5NLyOd5FPmLDpWib03EQ1XESpJF7PB6pTOQ wtU/3LQS8kUO6XUsp5BrX/iA3LLFG1LfKesHymby9YJb2Ptdu1Smvc2zIta2fpz3pt8O 8PU3VoLj4j/EUhuGR8bjZxKYQYSMjlHkelClHeXEgftKGZQ0Ocelr73MzmHTharZI1d7 kIwg== X-Forwarded-Encrypted: i=1; AJvYcCWp7lktNJmKl9tTPAUpl2L84ILBJdB+Im653gGBo8s70QiRp9XJym2A+B2MSUEj+e3QThhuHOdh1g==@kvack.org X-Gm-Message-State: AOJu0YxCMJ2jt1xFgc93jcGJx0dYDJX2p8Nru5qlBk0jHmHdhiINi1kD t5x03XkRYTa8OufVd60DU/u5aGI6RUf0tV7pw7mZLFKnuC+LFh8FKXZQJk+FP1GCzq8= X-Gm-Gg: ASbGncs+mlBXuyXUKVe+E2sg035HUMrWbSZBlYYRkcqzqc76kTJyd6eZNTM9clO2O07 EkzyGVhYs2rG5xt6Ver6wuMfyu2LJtcgn5K1CJe8aYwV+m/DT3ZS9oba9JMx2lziZI2QBHPjQm1 es0WTyBrYJoJbFMSiCdmCMhOE0CeiOehFwWiaMFg/baRBq8y/AOMxAXK6qrNIF3PptLWDSuZJrJ 38DFRdDjHPzMPsa9OW/WG5rmVNzZzU+DV5276051ZZBhsFZStiKaFgn5oDjs+339cOJoeguEUkG 7iZKJeXdlqIoYZwd10Ini7j0UDVYs0mN+eehKrsLGjtPjoPEFBKBkffb0S16V6T9vudHcH9VL7J ZhHgOTBisAHCb41esMULAZUpUOEKw1KmI4hD6Jbc= X-Google-Smtp-Source: AGHT+IEax7Hew3jsLvNYH4xon4aFBZ/JBXWjMTMDF00VvdVLreO0pcRYuKVWTA10YqneXY1x51eFaw== X-Received: by 2002:a05:6000:2dc1:b0:3c9:80bd:3905 with SMTP id ffacd0b85a97d-3c980bd44dfmr10059968f8f.4.1756396817837; Thu, 28 Aug 2025 09:00:17 -0700 (PDT) Received: from [127.0.1.1] ([2a01:cb1d:dc:7e00:4933:4d7c:cf69:9502]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-45b6f0c6fe5sm80211675e9.5.2025.08.28.09.00.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 09:00:17 -0700 (PDT) From: Bartosz Golaszewski Subject: [PATCH v6 00/15] pinctrl: introduce the concept of a GPIO pin function category Date: Thu, 28 Aug 2025 18:00:08 +0200 Message-Id: <20250828-pinctrl-gpio-pinfuncs-v6-0-c9abb6bdb689@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAAh9sGgC/3XPzWrEIBDA8VdZPNfidzM99T1KD+poVlhM0G3YZ cm71yyUpgSP/wF/Mz5IDSWFSt5PD1LCkmqacgvzciL+bPMYaMLWRDCh2RvjdE7ZX8uFjnOatoj f2VeKYRAOwVqvJGlv5xJiuj3dz6/W51SvU7k/1yx8m/6KoiMunDIasKksgjIDflxStmV6ncpIN nIRewZ6jGiMM1xqrsAzhAMjd4xQPUY2xkaFDiQTGNSBUX/MwLufUts1TgIzXutgjozeM7rH6Ma A1hggInB0/5h1XX8AITxfCtcBAAA= X-Change-ID: 20250701-pinctrl-gpio-pinfuncs-de82bd9aac43 To: Linus Walleij , Bjorn Andersson , Konrad Dybcio , Alexey Klimov , Lorenzo Bianconi , Sean Wang , Matthias Brugger , AngeloGioacchino Del Regno , Paul Cercueil , Kees Cook , Andy Shevchenko , Andrew Morton , David Hildenbrand , Lorenzo Stoakes , "Liam R. Howlett" , Vlastimil Babka , Mike Rapoport , Suren Baghdasaryan , Michal Hocko , Dong Aisheng , Fabio Estevam , Shawn Guo , Jacky Bai , Pengutronix Kernel Team , NXP S32 Linux Team , Sascha Hauer , Tony Lindgren , Haojian Zhuang , Geert Uytterhoeven , Greg Kroah-Hartman , "Rafael J. Wysocki" , Danilo Krummrich , Neil Armstrong , Mark Brown Cc: linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-mips@vger.kernel.org, linux-hardening@vger.kernel.org, linux-mm@kvack.org, imx@lists.linux.dev, linux-omap@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Bartosz Golaszewski , Chen-Yu Tsai , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=10810; i=bartosz.golaszewski@linaro.org; h=from:subject:message-id; bh=+xm9ctteKlRxD42EDR1zdrOeMs5o/GA0lLEb6Y0rrpY=; b=owEBbQKS/ZANAwAKARGnLqAUcddyAcsmYgBosH0MwrPbFoV4GZkMoDdVVaOUxpVp7U/c8MssJ qU6kA2eW32JAjMEAAEKAB0WIQQWnetsC8PEYBPSx58Rpy6gFHHXcgUCaLB9DAAKCRARpy6gFHHX cgb4D/9PADdsTN9gxtnrHtc5xZV7pVzONv73YMK/u1KSov3qKPyQjqwxGuHQBIFqzzUfXSAOEP2 7hI1n+5dMS1DeMi1Q/sRVjKOEebynFeSuWyiGmFdtLVrsf3zg/HCKd7k33jTt1poNmzgXhIUxTn ZYw5+px+NaZCPz//mcdoCHlhl+p3oyIUC3z2MhkNRbCCSnb7X4iRIq7kXxAzYpvrH6IXHZfy3+f sH3fwESIO/pdMDEnURbwOIMYhvCJGSNc7zqDl4r8tF9Ode8CC2WDVrKLgS4HPkbLCsH5vtfMbda dyIu+JFIN7E1gg0vxKlGrA7X4cnmFaoq7dNGFUuw0ZBjQ3VvgOxNxaaV3SP/Pa1TCKtqgOXi9Wc SAq+st1DSTS1AzZjZwb3iokyci6IpY3zLYiVd+dB8QyanV/hskbkXj7PNNd4KROm+k5jy2UiFFQ 0PeknHN/530ttMustKEn/1f06I66DwtlekBROl8IQ3+XrV5UkkNezbdzDCbXaOegEEVuyc8Qtyp dy2DwnOMd6Wjd3HY6KmxVLszY040NDdMxbh1l82rfS9El1T6Lyh+C//mAcnEn8tJ7S8eGSLeWRD W7UAqkG94BghIA/fEXzSdPBH2aoJ8sFbAtKm3zPAxVuY6hHTh1dtvoUJm6VmF5kNCXHCa6zifxf SC/u52U1dkhgB8w== X-Developer-Key: i=bartosz.golaszewski@linaro.org; a=openpgp; fpr=169DEB6C0BC3C46013D2C79F11A72EA01471D772 X-Rspamd-Server: rspam07 X-Rspamd-Queue-Id: DCFA01C0015 X-Stat-Signature: k65qtruxkgeoh3qzq93q7j4uexqdhd68 X-Rspam-User: X-HE-Tag: 1756396819-513645 X-HE-Meta: U2FsdGVkX187yPQ3ZA8n85s+n0FGDmqF3+bvIayjKf6McNZqM2CJebNy91vxrJcchMtNMF3BA9fb9G76t3fyQyh0z8O6Dbr8LeEks1oLsKduTvOK9DZHou7MflEZGaVEPdKOZy1tIPy2CP7L8Nq5VEKqTEmOaE63WQePHMHTk3CPZ2rR7Ye8dxBmw6qaFPVe8rWXILmWqxbaESNgN2V4VVl44LasFdST7Wtmy+kn3knlSOud/62Jbp1sOOAAY1qUXqbEwZ1CDIySzLTLP/caJALol/1/NsTq4zq6ePccmBS0ldMnjSqVWkHeHFJIwlj0GqgNWxsU+jNJrcRu9++h5L8ft6aDtcYUWt+98ErSQt3BCX8P7NbZ9+vkWMpnAutNugxiBGSy3CvAru1Ee2Vb2MJiZnDf2fc62wLsmU4Adfj0EqJunr6ufgVewnlgqcwDEqvZaGC1kLpEvuYXI5OX/v51kXHeHUapFc77+ziPa7XMWqlpnn7Y0bq7iG6b+nof/sN9B2Nx7D9O7jgBxisseMm5cEkZJVxqvlGnkPhK7pHyFfWptgF7AvxupF9+Sa1/EphF82mYx9lWuSHhaHy5z/ooPmA3GV1i/Qt41apcJ4E4JcS8elMvgz8Nf6YeqyAR/5lUiUEr6M7/K5CgzOjBUJjrk3JUJ7ryZItAK6WVWCQHeLxBd4RTN+kC9ZqQyWXRhDfchuNX00dcxlu53mGmbNmNqc/EdoiNJYzqk7KOHY0z/mvUvnrlukF3kGywE2XVeqUCuxhM3I/Ps9afebkIQgMRcqUMkBZmKrUJEkVyNfS9Lehu7RgWT4f87sFn2wGWDxKrG2m5Ui63UjitbLjpMcFBQ3oPKjK6OkdXn68ygmbgZIaYpFgy5WS+Spbg5kwgKwoP9gQGeSnqY9gbZU+EZABH4pZLbknDlCycy687bUiZ48SONpgXnPZr2a3L0Fi8PGyeHHAltWdFqZyFIq3 xcK92f7r MIP80WKYvcv6Lkn0W4uOKk2kcizCVlJCeCfMotGM3OXm3xD9nMLG0dLH65p8gIWzL+wbKtAocp5R/mcRPZKZ1gviHceDVqDjpgy0Wuc0Ktw1dqa5aCF3tv5w4UQ7UhKBPpwjgXKfIO2nmiGf0TOqSNWCq9QvaGhTBmJOtz5OLTqXGCeidz4MPfW2QQ4Lrhefdl21YcXpYjoRL4BPvVJo30ake26aVC112cn2drlpdePg/eVlX/JOFnOy9J3+zZxvzb95lssHi/u8irXwBW5QL5f5lTw9DYzNjSvJKbqHnJVaKQBSrpIOyJ/I7zRd4bFNaJkLquf8/0xDXdmFQAzN0EzHBX3sK2154cJSOF4mIz0ch6yy+F6jakBMunwBNPGyJhAUuAWKWcnncLYU9Xiy9xji140ZkJGdAQ+iS1rrn/Krihgqdwf3cB+m0uz7A/um+4jBc16gjLqlrRMCgywCAxnEzVB4M2w9FW6FHrfidcwrSmbs= X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: List-Subscribe: List-Unsubscribe: Problem: when pinctrl core binds pins to a consumer device and the pinmux ops of the underlying driver are marked as strict, the pin in question can no longer be requested as a GPIO using the GPIO descriptor API. It will result in the following error: [ 5.095688] sc8280xp-tlmm f100000.pinctrl: pin GPIO_25 already requested by regulator-edp-3p3; cannot claim for f100000.pinctrl:570 [ 5.107822] sc8280xp-tlmm f100000.pinctrl: error -EINVAL: pin-25 (f100000.pinctrl:570) This typically makes sense except when the pins are muxed to a function that actually says "GPIO". Of course, the function name is just a string so it has no meaning to the pinctrl subsystem. We have many Qualcomm SoCs (and I can imagine it's a common pattern in other platforms as well) where we mux a pin to "gpio" function using the `pinctrl-X` property in order to configure bias or drive-strength and then access it using the gpiod API. This makes it impossible to mark the pin controller module as "strict". This series proposes to introduce a concept of a sub-category of pinfunctions: GPIO functions where the above is not true and the pin muxed as a GPIO can still be accessed via the GPIO consumer API even for strict pinmuxers. To that end: we first clean up the drivers that use struct function_desc and make them use the smaller struct pinfunction instead - which is the correct structure for drivers to describe their pin functions with. We also rework pinmux core to not duplicate memory used to store the pinfunctions unless they're allocated dynamically. First: provide the kmemdup_const() helper which only duplicates memory if it's not in the .rodata section. Then rework all pinctrl drivers that instantiate objects of type struct function_desc as they should only be created by pinmux core. Next constify the return value of the accessor used to expose these structures to users and finally convert the pinfunction object within struct function_desc to a pointer and use kmemdup_const() to assign it. With this done proceed to add infrastructure for the GPIO pin function category and use it in Qualcomm drivers. At the very end: make the Qualcomm pinmuxer strict. Signed-off-by: Bartosz Golaszewski --- Changes in v6: - Select GENERIC_PINMUX_FUNCTIONS when using generic pinmux helpers in qcom pinctrl drivers to fix build on ARM 32-bit platforms - Assume that a pin can be requested in pin_request() if it has no mux_setting assigned - Also check if a function is a GPIO for pins within GPIO ranges - Fix an issue with the imx pinctrl driver where the conversion patch confused the function and pin group radix trees - Add a FIXME to the imx driver mentioning the need to switch to the provided helpers for accessing the group radix tree - Link to v5: https://lore.kernel.org/r/20250815-pinctrl-gpio-pinfuncs-v5-0-955de9fd91db@linaro.org Changes in v5: - Fix a potential NULL-pointer dereference in pinmux_can_be_used_for_gpio() - Use PINCTRL_PINFUNCTION() in pinctrl-airoha - Link to v4: https://lore.kernel.org/r/20250812-pinctrl-gpio-pinfuncs-v4-0-bb3906c55e64@linaro.org Changes in v4: - Update the GPIO pin function definitions to include the new qcom driver (milos) - Provide devm_kmemdup_const() instead of a non-managed kmemdup_const() as a way to avoid casting out the 'const' modifier when passing the const pointer to devm_add_action_or_reset() - Use devm_krealloc_array() where applicable instead of devm_krealloc() - Fix typos - Fix kerneldocs - Improve commit messages - Small tweaks as pointed out by Andy - Rebased on top of v6.17-rc1 - Link to v3: https://lore.kernel.org/r/20250724-pinctrl-gpio-pinfuncs-v3-0-af4db9302de4@linaro.org Changes in v3: - Add more patches in front: convert pinctrl drivers to stop defining their own struct function_desc objects and make pinmux core not duplicate .rodata memory in which struct pinfunction objects are stored. - Add a patch constifying pinmux_generic_get_function(). - Drop patches that were applied upstream. - Link to v2: https://lore.kernel.org/r/20250709-pinctrl-gpio-pinfuncs-v2-0-b6135149c0d9@linaro.org Changes in v2: - Extend the series with providing pinmux_generic_add_pinfunction(), using it in several drivers and converting pinctrl-msm to using generic pinmux helpers - Add a generic function_is_gpio() callback for pinmux_ops - Convert all qualcomm drivers to using the new GPIO pin category so that we can actually enable the strict flag - Link to v1: https://lore.kernel.org/r/20250702-pinctrl-gpio-pinfuncs-v1-0-ed2bd0f9468d@linaro.org --- Bartosz Golaszewski (15): devres: provide devm_kmemdup_const() pinctrl: ingenic: use struct pinfunction instead of struct function_desc pinctrl: airoha: replace struct function_desc with struct pinfunction pinctrl: mediatek: mt7988: use PINCTRL_PIN_FUNCTION() pinctrl: mediatek: moore: replace struct function_desc with struct pinfunction pinctrl: imx: don't access the pin function radix tree directly pinctrl: keembay: release allocated memory in detach path pinctrl: keembay: use a dedicated structure for the pinfunction description pinctrl: constify pinmux_generic_get_function() pinctrl: make struct pinfunction a pointer in struct function_desc pinctrl: qcom: use generic pin function helpers pinctrl: allow to mark pin functions as requestable GPIOs pinctrl: qcom: add infrastructure for marking pin functions as GPIOs pinctrl: qcom: mark the `gpio` and `egpio` pins function as non-strict functions pinctrl: qcom: make the pinmuxing strict drivers/base/devres.c | 21 ++++++++ drivers/pinctrl/freescale/pinctrl-imx.c | 43 +++++++-------- drivers/pinctrl/mediatek/pinctrl-airoha.c | 19 +++---- drivers/pinctrl/mediatek/pinctrl-moore.c | 10 ++-- drivers/pinctrl/mediatek/pinctrl-moore.h | 7 +-- drivers/pinctrl/mediatek/pinctrl-mt7622.c | 2 +- drivers/pinctrl/mediatek/pinctrl-mt7623.c | 2 +- drivers/pinctrl/mediatek/pinctrl-mt7629.c | 2 +- drivers/pinctrl/mediatek/pinctrl-mt7981.c | 2 +- drivers/pinctrl/mediatek/pinctrl-mt7986.c | 2 +- drivers/pinctrl/mediatek/pinctrl-mt7988.c | 44 ++++++--------- drivers/pinctrl/mediatek/pinctrl-mtk-common-v2.h | 2 +- drivers/pinctrl/pinctrl-equilibrium.c | 2 +- drivers/pinctrl/pinctrl-ingenic.c | 49 ++++++++--------- drivers/pinctrl/pinctrl-keembay.c | 26 +++++---- drivers/pinctrl/pinctrl-single.c | 4 +- drivers/pinctrl/pinmux.c | 68 ++++++++++++++++++++---- drivers/pinctrl/pinmux.h | 9 ++-- drivers/pinctrl/qcom/Kconfig | 1 + drivers/pinctrl/qcom/pinctrl-ipq5018.c | 2 +- drivers/pinctrl/qcom/pinctrl-ipq5332.c | 2 +- drivers/pinctrl/qcom/pinctrl-ipq5424.c | 2 +- drivers/pinctrl/qcom/pinctrl-ipq6018.c | 2 +- drivers/pinctrl/qcom/pinctrl-ipq8074.c | 2 +- drivers/pinctrl/qcom/pinctrl-ipq9574.c | 2 +- drivers/pinctrl/qcom/pinctrl-mdm9607.c | 2 +- drivers/pinctrl/qcom/pinctrl-mdm9615.c | 2 +- drivers/pinctrl/qcom/pinctrl-milos.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm.c | 45 ++++++---------- drivers/pinctrl/qcom/pinctrl-msm.h | 5 ++ drivers/pinctrl/qcom/pinctrl-msm8226.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8660.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8909.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8916.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8917.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8953.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8960.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8976.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8994.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8996.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8998.c | 2 +- drivers/pinctrl/qcom/pinctrl-msm8x74.c | 2 +- drivers/pinctrl/qcom/pinctrl-qcm2290.c | 4 +- drivers/pinctrl/qcom/pinctrl-qcs404.c | 2 +- drivers/pinctrl/qcom/pinctrl-qcs615.c | 2 +- drivers/pinctrl/qcom/pinctrl-qcs8300.c | 4 +- drivers/pinctrl/qcom/pinctrl-qdu1000.c | 2 +- drivers/pinctrl/qcom/pinctrl-sa8775p.c | 4 +- drivers/pinctrl/qcom/pinctrl-sar2130p.c | 2 +- drivers/pinctrl/qcom/pinctrl-sc7180.c | 2 +- drivers/pinctrl/qcom/pinctrl-sc7280.c | 4 +- drivers/pinctrl/qcom/pinctrl-sc8180x.c | 2 +- drivers/pinctrl/qcom/pinctrl-sc8280xp.c | 4 +- drivers/pinctrl/qcom/pinctrl-sdm660.c | 2 +- drivers/pinctrl/qcom/pinctrl-sdm670.c | 2 +- drivers/pinctrl/qcom/pinctrl-sdm845.c | 2 +- drivers/pinctrl/qcom/pinctrl-sdx55.c | 2 +- drivers/pinctrl/qcom/pinctrl-sdx65.c | 2 +- drivers/pinctrl/qcom/pinctrl-sdx75.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm4450.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm6115.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm6125.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm6350.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm6375.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm7150.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm8150.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm8250.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm8350.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm8450.c | 4 +- drivers/pinctrl/qcom/pinctrl-sm8550.c | 2 +- drivers/pinctrl/qcom/pinctrl-sm8650.c | 4 +- drivers/pinctrl/qcom/pinctrl-sm8750.c | 4 +- drivers/pinctrl/qcom/pinctrl-x1e80100.c | 2 +- drivers/pinctrl/renesas/pinctrl-rza1.c | 2 +- drivers/pinctrl/renesas/pinctrl-rza2.c | 2 +- drivers/pinctrl/renesas/pinctrl-rzg2l.c | 2 +- drivers/pinctrl/renesas/pinctrl-rzv2m.c | 2 +- include/linux/device/devres.h | 2 + include/linux/pinctrl/pinctrl.h | 14 +++++ include/linux/pinctrl/pinmux.h | 2 + 80 files changed, 287 insertions(+), 224 deletions(-) --- base-commit: 1b237f190eb3d36f52dffe07a40b5eb210280e00 change-id: 20250701-pinctrl-gpio-pinfuncs-de82bd9aac43 Best regards, -- Bartosz Golaszewski