From: Juergen Gross <jgross@suse.com>
To: Toshi Kani <toshi.kani@hp.com>,
hpa@zytor.com, tglx@linutronix.de, mingo@redhat.com,
akpm@linux-foundation.org, arnd@arndb.de
Cc: linux-mm@kvack.org, linux-kernel@vger.kernel.org,
stefan.bader@canonical.com, luto@amacapital.net, hmh@hmh.eng.br,
yigal@plexistor.com, konrad.wilk@oracle.com
Subject: Re: [PATCH v3 1/5] x86, mm, pat: Set WT to PA7 slot of PAT MSR
Date: Tue, 23 Sep 2014 07:46:26 +0200 [thread overview]
Message-ID: <54210932.5010605@suse.com> (raw)
In-Reply-To: <1410983321-15162-2-git-send-email-toshi.kani@hp.com>
On 09/17/2014 09:48 PM, Toshi Kani wrote:
> This patch sets WT to the PA7 slot in the PAT MSR when the processor
> is not affected by the PAT errata. The PA7 slot is chosen to further
> minimize the risk of using the PAT bit as the PA3 slot is UC and is
> not currently used.
>
> The following Intel processors are affected by the PAT errata.
>
> errata cpuid
> ----------------------------------------------------
> Pentium 2, A52 family 0x6, model 0x5
> Pentium 3, E27 family 0x6, model 0x7, 0x8
> Pentium 3 Xenon, G26 family 0x6, model 0x7, 0x8, 0xa
> Pentium M, Y26 family 0x6, model 0x9
> Pentium M 90nm, X9 family 0x6, model 0xd
> Pentium 4, N46 family 0xf, model 0x0
>
> Instead of making sharp boundary checks, this patch makes conservative
> checks to exclude all Pentium 2, 3, M and 4 family processors. For
> such processors, _PAGE_CACHE_MODE_WT is redirected to UC- per the
> default setup in __cachemode2pte_tbl[].
>
> Signed-off-by: Toshi Kani <toshi.kani@hp.com>
Reviewed-by: Juergen Gross <jgross@suse.com>
> ---
> arch/x86/mm/pat.c | 64 +++++++++++++++++++++++++++++++++++++++++------------
> 1 file changed, 49 insertions(+), 15 deletions(-)
>
> diff --git a/arch/x86/mm/pat.c b/arch/x86/mm/pat.c
> index ff31851..db687c3 100644
> --- a/arch/x86/mm/pat.c
> +++ b/arch/x86/mm/pat.c
> @@ -133,6 +133,7 @@ void pat_init(void)
> {
> u64 pat;
> bool boot_cpu = !boot_pat_state;
> + struct cpuinfo_x86 *c = &boot_cpu_data;
>
> if (!pat_enabled)
> return;
> @@ -153,21 +154,54 @@ void pat_init(void)
> }
> }
>
> - /* Set PWT to Write-Combining. All other bits stay the same */
> - /*
> - * PTE encoding used in Linux:
> - * PAT
> - * |PCD
> - * ||PWT
> - * |||
> - * 000 WB _PAGE_CACHE_WB
> - * 001 WC _PAGE_CACHE_WC
> - * 010 UC- _PAGE_CACHE_UC_MINUS
> - * 011 UC _PAGE_CACHE_UC
> - * PAT bit unused
> - */
> - pat = PAT(0, WB) | PAT(1, WC) | PAT(2, UC_MINUS) | PAT(3, UC) |
> - PAT(4, WB) | PAT(5, WC) | PAT(6, UC_MINUS) | PAT(7, UC);
> + if ((c->x86_vendor == X86_VENDOR_INTEL) &&
> + (((c->x86 == 0x6) && (c->x86_model <= 0xd)) ||
> + ((c->x86 == 0xf) && (c->x86_model <= 0x6)))) {
> + /*
> + * PAT support with the lower four entries. Intel Pentium 2,
> + * 3, M, and 4 are affected by PAT errata, which makes the
> + * upper four entries unusable. We do not use the upper four
> + * entries for all the affected processor families for safe.
> + *
> + * PTE encoding used in Linux:
> + * PAT
> + * |PCD
> + * ||PWT PAT
> + * ||| slot
> + * 000 0 WB : _PAGE_CACHE_MODE_WB
> + * 001 1 WC : _PAGE_CACHE_MODE_WC
> + * 010 2 UC-: _PAGE_CACHE_MODE_UC_MINUS
> + * 011 3 UC : _PAGE_CACHE_MODE_UC
> + * PAT bit unused
> + *
> + * NOTE: When WT or WP is used, it is redirected to UC- per
> + * the default setup in __cachemode2pte_tbl[].
> + */
> + pat = PAT(0, WB) | PAT(1, WC) | PAT(2, UC_MINUS) | PAT(3, UC) |
> + PAT(4, WB) | PAT(5, WC) | PAT(6, UC_MINUS) | PAT(7, UC);
> + } else {
> + /*
> + * PAT full support. WT is set to slot 7, which minimizes
> + * the risk of using the PAT bit as slot 3 is UC and is
> + * currently unused. Slot 4 should remain as reserved.
> + *
> + * PTE encoding used in Linux:
> + * PAT
> + * |PCD
> + * ||PWT PAT
> + * ||| slot
> + * 000 0 WB : _PAGE_CACHE_MODE_WB
> + * 001 1 WC : _PAGE_CACHE_MODE_WC
> + * 010 2 UC-: _PAGE_CACHE_MODE_UC_MINUS
> + * 011 3 UC : _PAGE_CACHE_MODE_UC
> + * 100 4 <reserved>
> + * 101 5 <reserved>
> + * 110 6 <reserved>
> + * 111 7 WT : _PAGE_CACHE_MODE_WT
> + */
> + pat = PAT(0, WB) | PAT(1, WC) | PAT(2, UC_MINUS) | PAT(3, UC) |
> + PAT(4, WB) | PAT(5, WC) | PAT(6, UC_MINUS) | PAT(7, WT);
> + }
>
> /* Boot CPU check */
> if (!boot_pat_state)
>
--
To unsubscribe, send a message with 'unsubscribe linux-mm' in
the body to majordomo@kvack.org. For more info on Linux MM,
see: http://www.linux-mm.org/ .
Don't email: <a href=mailto:"dont@kvack.org"> email@kvack.org </a>
next prev parent reply other threads:[~2014-09-23 5:46 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-09-17 19:48 [PATCH v3 0/5] Support Write-Through mapping on x86 Toshi Kani
2014-09-17 19:48 ` [PATCH v3 1/5] x86, mm, pat: Set WT to PA7 slot of PAT MSR Toshi Kani
2014-09-23 5:46 ` Juergen Gross [this message]
2014-09-17 19:48 ` [PATCH v3 2/5] x86, mm, pat: Change reserve_memtype() to handle WT Toshi Kani
2014-09-17 19:48 ` [PATCH v3 3/5] x86, mm, asm-gen: Add ioremap_wt() for WT Toshi Kani
2014-09-17 19:48 ` [PATCH v3 4/5] x86, mm, pat: Add pgprot_writethrough() " Toshi Kani
2014-09-17 19:48 ` [PATCH v3 5/5] x86, mm, pat: Refactor !pat_enabled handling Toshi Kani
2014-09-23 6:25 ` Juergen Gross
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=54210932.5010605@suse.com \
--to=jgross@suse.com \
--cc=akpm@linux-foundation.org \
--cc=arnd@arndb.de \
--cc=hmh@hmh.eng.br \
--cc=hpa@zytor.com \
--cc=konrad.wilk@oracle.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mm@kvack.org \
--cc=luto@amacapital.net \
--cc=mingo@redhat.com \
--cc=stefan.bader@canonical.com \
--cc=tglx@linutronix.de \
--cc=toshi.kani@hp.com \
--cc=yigal@plexistor.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).