From: Ritesh Harjani <riteshh@codeaurora.org>
To: adrian.hunter@intel.com
Cc: ulf.hansson@linaro.org, bjorn.andersson@linaro.org,
shawn.lin@rock-chips.com, jh80.chung@samsung.com,
linux-mmc@vger.kernel.org, linux-arm-msm@vger.kernel.org,
georgi.djakov@linaro.org, alex.lemberg@sandisk.com,
mateusz.nowak@intel.com, Yuliy.Izrailov@sandisk.com,
asutoshd@codeaurora.org, kdorfman@codeaurora.org,
david.griego@linaro.org, stummala@codeaurora.org,
venkatg@codeaurora.org, Ritesh Harjani <riteshh@codeaurora.org>
Subject: [PATCH v3 8/9] mmc: sdhci-msm: Add clock changes for DDR mode.
Date: Fri, 19 Aug 2016 10:06:23 +0530 [thread overview]
Message-ID: <1471581384-18961-9-git-send-email-riteshh@codeaurora.org> (raw)
In-Reply-To: <1471581384-18961-1-git-send-email-riteshh@codeaurora.org>
SDHC MSM controller need 2x clock for MCLK at GCC.
Hence make required changes to have 2x clock for
DDR timing modes.
Signed-off-by: Ritesh Harjani <riteshh@codeaurora.org>
---
drivers/mmc/host/sdhci-msm.c | 22 ++++++++++++++++++----
1 file changed, 18 insertions(+), 4 deletions(-)
diff --git a/drivers/mmc/host/sdhci-msm.c b/drivers/mmc/host/sdhci-msm.c
index c0ad9c2..f0e6293 100644
--- a/drivers/mmc/host/sdhci-msm.c
+++ b/drivers/mmc/host/sdhci-msm.c
@@ -661,21 +661,35 @@ static void sdhci_msm_set_clock(struct sdhci_host *host, unsigned int clock)
{
struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
struct sdhci_msm_host *msm_host = sdhci_pltfm_priv(pltfm_host);
- u32 msm_clock = 0;
+ struct mmc_ios curr_ios = host->mmc->ios;
+ u32 msm_clock = clock, ddr_clock = 0;
int rc = 0;
if (!clock)
goto out;
- if (clock != msm_host->clk_rate) {
- msm_clock = sdhci_msm_get_msm_clk_rate(host, clock);
+ msm_clock = sdhci_msm_get_msm_clk_rate(host, clock);
+ if ((curr_ios.timing == MMC_TIMING_UHS_DDR50) ||
+ (curr_ios.timing == MMC_TIMING_MMC_DDR52) ||
+ (curr_ios.timing == MMC_TIMING_MMC_HS400)) {
+ /*
+ * The SDHC requires internal clock frequency to be double the
+ * actual clock that will be set for DDR mode. The controller
+ * uses the faster clock(100/400MHz) for some of its parts and
+ * send the actual required clock (50/200MHz) to the card.
+ */
+ ddr_clock = clock * 2;
+ msm_clock = sdhci_msm_get_msm_clk_rate(host, ddr_clock);
+ }
+
+ if (msm_clock != msm_host->clk_rate) {
rc = clk_set_rate(msm_host->clk, msm_clock);
if (rc) {
pr_err("%s: failed to set clock at rate %u, requested clock rate %u\n",
mmc_hostname(host->mmc), msm_clock, clock);
goto out;
}
- msm_host->clk_rate = clock;
+ msm_host->clk_rate = msm_clock;
pr_debug("%s: setting clock at rate %lu\n",
mmc_hostname(host->mmc), clk_get_rate(msm_host->clk));
}
--
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project.
next prev parent reply other threads:[~2016-08-19 4:36 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-08-19 4:36 [PATCH v3 0/9] mmc: sdhci-msm: Add clk-rates and DDR support Ritesh Harjani
2016-08-19 4:36 ` [PATCH v3 1/9] mmc: sdhci-msm: Change poor style writel/readl of registers Ritesh Harjani
2016-08-19 13:02 ` Adrian Hunter
2016-08-19 4:36 ` [PATCH v3 2/9] mmc: sdhci-msm: Update DLL reset sequence Ritesh Harjani
2016-08-19 13:03 ` Adrian Hunter
2016-08-19 4:36 ` [PATCH v3 3/9] mmc: sdhci-msm: add pltfm_data support to get clk-rates from DT Ritesh Harjani
2016-08-19 13:03 ` Adrian Hunter
2016-08-19 13:36 ` Ritesh Harjani
2016-08-23 4:31 ` Bjorn Andersson
2016-08-23 6:35 ` Ritesh Harjani
2016-08-24 16:56 ` Bjorn Andersson
2016-08-25 6:03 ` Ritesh Harjani
2016-08-19 4:36 ` [PATCH v3 4/9] arm64: dts: qcom: msm8916: Add clk-rates to sdhc1 & sdhc2 Ritesh Harjani
2016-08-19 4:36 ` [PATCH v3 5/9] mmc: sdhci-msm: Add get_min_clock() and get_max_clock() callback Ritesh Harjani
2016-08-19 13:03 ` Adrian Hunter
2016-08-19 4:36 ` [PATCH v3 6/9] mmc: sdhci-msm: Enable few quirks Ritesh Harjani
2016-08-19 13:04 ` Adrian Hunter
2016-08-19 4:36 ` [PATCH v3 7/9] mmc: sdhci-msm: Implement set_clock callback for sdhci-msm Ritesh Harjani
2016-08-19 13:04 ` Adrian Hunter
2016-08-19 13:31 ` Ritesh Harjani
2016-08-22 6:20 ` Adrian Hunter
2016-08-22 9:07 ` Ritesh Harjani
2016-08-22 9:29 ` Adrian Hunter
2016-08-22 12:56 ` Ritesh Harjani
2016-08-23 13:17 ` Adrian Hunter
2016-08-23 13:39 ` Ritesh Harjani
2016-08-19 4:36 ` Ritesh Harjani [this message]
2016-08-19 13:04 ` [PATCH v3 8/9] mmc: sdhci-msm: Add clock changes for DDR mode Adrian Hunter
2016-08-19 13:26 ` Ritesh Harjani
2016-08-19 4:36 ` [PATCH v3 9/9] arm64: dts: qcom: msm8916: Add ddr support to sdhc1 Ritesh Harjani
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1471581384-18961-9-git-send-email-riteshh@codeaurora.org \
--to=riteshh@codeaurora.org \
--cc=Yuliy.Izrailov@sandisk.com \
--cc=adrian.hunter@intel.com \
--cc=alex.lemberg@sandisk.com \
--cc=asutoshd@codeaurora.org \
--cc=bjorn.andersson@linaro.org \
--cc=david.griego@linaro.org \
--cc=georgi.djakov@linaro.org \
--cc=jh80.chung@samsung.com \
--cc=kdorfman@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=mateusz.nowak@intel.com \
--cc=shawn.lin@rock-chips.com \
--cc=stummala@codeaurora.org \
--cc=ulf.hansson@linaro.org \
--cc=venkatg@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).