From: "Rob Herring (Arm)" <robh@kernel.org>
To: Prabhakar <prabhakar.csengg@gmail.com>
Cc: linux-mmc@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org,
Magnus Damm <magnus.damm@gmail.com>,
linux-serial@vger.kernel.org,
Michael Turquette <mturquette@baylibre.com>,
Linus Walleij <linus.walleij@linaro.org>,
Wolfram Sang <wsa+renesas@sang-engineering.com>,
Geert Uytterhoeven <geert+renesas@glider.be>,
Conor Dooley <conor+dt@kernel.org>,
Will Deacon <will@kernel.org>,
Biju Das <biju.das.jz@bp.renesas.com>,
Catalin Marinas <catalin.marinas@arm.com>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
devicetree@vger.kernel.org,
Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>,
linux-renesas-soc@vger.kernel.org,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
linux-kernel@vger.kernel.org, Jiri Slaby <jirislaby@kernel.org>,
Ulf Hansson <ulf.hansson@linaro.org>,
Stephen Boyd <sboyd@kernel.org>,
Fabrizio Castro <fabrizio.castro.jz@renesas.com>
Subject: Re: [PATCH 00/15] Add support for Renesas RZ/V2N SoC and EVK
Date: Wed, 26 Mar 2025 14:11:39 -0500 [thread overview]
Message-ID: <174301523991.2716417.14351851624098585706.robh@kernel.org> (raw)
In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
On Wed, 26 Mar 2025 14:39:30 +0000, Prabhakar wrote:
> From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
>
> This patch series adds initial support for the Renesas RZ/V2N (R9A09G056)
> SoC and its evaluation board (EVK). The Renesas RZ/V2N is a vision AI
> microprocessor (MPU) designed for power-efficient AI inference and
> real-time vision processing. It features Renesas' proprietary AI
> accelerator (DRP-AI3), delivering up to 15 TOPS AI performance, making
> it ideal for applications such as Driver Monitoring Systems (DMS),
> industrial monitoring cameras, and mobile robots.
>
> Key features of the RZ/V2N SoC:
> Processing Power:
> - Quad Arm Cortex-A55 cores at 1.8GHz for high-performance computing
> - Single Arm Cortex-M33 core at 200MHz for real-time processing
> - 1.5MB on-chip SRAM for fast data access
> - LPDDR4/LPDDR4X memory interface for high-speed RAM access
>
> AI and Vision Processing:
> - DRP-AI3 accelerator for low-power, high-efficiency AI inference
> - Arm Mali-C55 ISP (optional) for image signal processing
> - Dual MIPI CSI-2 camera interfaces for multi-camera support
>
> High-Speed Interfaces:
> - PCIe Gen3 (2-lane) 1ch for external device expansion
> - USB 3.2 (Gen2) 1ch (Host-only) for high-speed data transfer
> - USB 2.0 (Host/Function) 1ch for legacy connectivity
> - Gigabit Ethernet (2 channels) for network communication
>
> Industrial and Automotive Features:
> - 6x CAN FD channels for automotive and industrial networking
> - 24-channel ADC for sensor data acquisition
>
> LINK: https://tinyurl.com/renesas-rz-v2n-soc
>
> The series introduces:
> - Device tree bindings for various subsystems (SYS, SCIF, SDHI, CPG, pinctrl).
> - RZ/V2N SoC identification support.
> - Clock and pinctrl driver updates for RZ/V2N.
> - Initial DTSI and device tree for the RZ/V2N SoC and EVK.
> - Enabling RZ/V2N SoC support in `arm64 defconfig`.
>
> These patches have been tested on the RZ/V2N EVK with v6.14,
> logs can be found here https://pastebin.com/8i3jgVby
>
> Cheers,
> Prabhakar
>
> Lad Prabhakar (15):
> dt-bindings: soc: renesas: Document Renesas RZ/V2N SoC variants
> dt-bindings: soc: renesas: Document RZ/V2N EVK board
> soc: renesas: Add config option for RZ/V2N (R9A09G056) SoC
> dt-bindings: soc: renesas: Document SYS for RZ/V2N SoC
> soc: renesas: sysc: Add SoC identification for RZ/V2N SoC
> dt-bindings: serial: renesas: Document RZ/V2N SCIF
> dt-bindings: mmc: renesas,sdhi: Document RZ/V2N support
> dt-bindings: clock: renesas: Document RZ/V2N SoC CPG
> clk: renesas: rzv2h-cpg: Sort compatible list based on SoC part number
> clk: renesas: rzv2h: Add support for RZ/V2N SoC
> dt-bindings: pinctrl: renesas: Document RZ/V2N SoC
> pinctrl: renesas: rzg2l: Add support for RZ/V2N SoC
> arm64: dts: renesas: Add initial SoC DTSI for RZ/V2N
> arm64: dts: renesas: Add initial device tree for RZ/V2N EVK
> arm64: defconfig: Enable Renesas RZ/V2N SoC
>
> .../bindings/clock/renesas,rzv2h-cpg.yaml | 5 +-
> .../devicetree/bindings/mmc/renesas,sdhi.yaml | 4 +-
> .../pinctrl/renesas,rzg2l-pinctrl.yaml | 2 +
> .../bindings/serial/renesas,scif.yaml | 1 +
> .../soc/renesas/renesas,r9a09g057-sys.yaml | 1 +
> .../bindings/soc/renesas/renesas.yaml | 15 +
> arch/arm64/boot/dts/renesas/Makefile | 2 +
> arch/arm64/boot/dts/renesas/r9a09g056.dtsi | 264 ++++++++++++++++++
> .../dts/renesas/r9a09g056n48-rzv2n-evk.dts | 115 ++++++++
> arch/arm64/configs/defconfig | 1 +
> drivers/clk/renesas/Kconfig | 5 +
> drivers/clk/renesas/Makefile | 1 +
> drivers/clk/renesas/r9a09g056-cpg.c | 152 ++++++++++
> drivers/clk/renesas/rzv2h-cpg.c | 18 +-
> drivers/clk/renesas/rzv2h-cpg.h | 1 +
> drivers/pinctrl/renesas/Kconfig | 1 +
> drivers/pinctrl/renesas/pinctrl-rzg2l.c | 36 ++-
> drivers/soc/renesas/Kconfig | 10 +
> drivers/soc/renesas/Makefile | 1 +
> drivers/soc/renesas/r9a09g056-sys.c | 107 +++++++
> drivers/soc/renesas/rz-sysc.c | 3 +
> drivers/soc/renesas/rz-sysc.h | 1 +
> .../dt-bindings/clock/renesas,r9a09g056-cpg.h | 24 ++
> .../pinctrl/renesas,r9a09g056-pinctrl.h | 30 ++
> 24 files changed, 790 insertions(+), 10 deletions(-)
> create mode 100644 arch/arm64/boot/dts/renesas/r9a09g056.dtsi
> create mode 100644 arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts
> create mode 100644 drivers/clk/renesas/r9a09g056-cpg.c
> create mode 100644 drivers/soc/renesas/r9a09g056-sys.c
> create mode 100644 include/dt-bindings/clock/renesas,r9a09g056-cpg.h
> create mode 100644 include/dt-bindings/pinctrl/renesas,r9a09g056-pinctrl.h
>
> --
> 2.49.0
>
>
>
My bot found new DTB warnings on the .dts files added or changed in this
series.
Some warnings may be from an existing SoC .dtsi. Or perhaps the warnings
are fixed by another series. Ultimately, it is up to the platform
maintainer whether these warnings are acceptable or not. No need to reply
unless the platform maintainer has comments.
If you already ran DT checks and didn't see these error(s), then
make sure dt-schema is up to date:
pip3 install dtschema --upgrade
This patch series was applied (using b4) to base:
Base: attempting to guess base-commit...
Base: tags/next-20250326 (best guess, 15/18 blobs matched)
If this is not the correct base, please add 'base-commit' tag
(or use b4 which does this automatically)
New warnings running 'make CHECK_DTBS=y for arch/arm64/boot/dts/renesas/' for 20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com:
arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dtb: pinctrl@10410000: 'interrupt-controller' is a required property
from schema $id: http://devicetree.org/schemas/pinctrl/renesas,rzg2l-pinctrl.yaml#
arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dtb: pinctrl@10410000: '#interrupt-cells' is a required property
from schema $id: http://devicetree.org/schemas/pinctrl/renesas,rzg2l-pinctrl.yaml#
next prev parent reply other threads:[~2025-03-26 19:11 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-26 14:39 [PATCH 00/15] Add support for Renesas RZ/V2N SoC and EVK Prabhakar
2025-03-26 14:39 ` [PATCH 01/15] dt-bindings: soc: renesas: Document Renesas RZ/V2N SoC variants Prabhakar
2025-03-26 14:39 ` [PATCH 02/15] dt-bindings: soc: renesas: Document RZ/V2N EVK board Prabhakar
2025-03-27 7:41 ` Krzysztof Kozlowski
2025-03-28 14:47 ` Lad, Prabhakar
2025-03-26 14:39 ` [PATCH 03/15] soc: renesas: Add config option for RZ/V2N (R9A09G056) SoC Prabhakar
2025-03-26 14:39 ` [PATCH 04/15] dt-bindings: soc: renesas: Document SYS for RZ/V2N SoC Prabhakar
2025-03-31 14:21 ` Rob Herring (Arm)
2025-03-26 14:39 ` [PATCH 05/15] soc: renesas: sysc: Add SoC identification " Prabhakar
2025-03-26 14:39 ` [PATCH 06/15] dt-bindings: serial: renesas: Document RZ/V2N SCIF Prabhakar
2025-03-31 14:21 ` Rob Herring (Arm)
2025-03-26 14:39 ` [PATCH 07/15] dt-bindings: mmc: renesas,sdhi: Document RZ/V2N support Prabhakar
2025-03-31 14:22 ` Rob Herring (Arm)
2025-04-07 16:04 ` Ulf Hansson
2025-04-10 10:23 ` Geert Uytterhoeven
2025-03-26 14:39 ` [PATCH 08/15] dt-bindings: clock: renesas: Document RZ/V2N SoC CPG Prabhakar
2025-03-31 14:23 ` Rob Herring (Arm)
2025-03-26 14:39 ` [PATCH 09/15] clk: renesas: rzv2h-cpg: Sort compatible list based on SoC part number Prabhakar
2025-03-26 14:39 ` [PATCH 10/15] clk: renesas: rzv2h: Add support for RZ/V2N SoC Prabhakar
2025-03-26 14:39 ` [PATCH 11/15] dt-bindings: pinctrl: renesas: Document " Prabhakar
2025-03-27 7:48 ` Krzysztof Kozlowski
2025-03-28 15:05 ` Lad, Prabhakar
2025-03-26 14:39 ` [PATCH 12/15] pinctrl: renesas: rzg2l: Add support for " Prabhakar
2025-03-26 14:39 ` [PATCH 13/15] arm64: dts: renesas: Add initial SoC DTSI for RZ/V2N Prabhakar
2025-03-26 14:39 ` [PATCH 14/15] arm64: dts: renesas: Add initial device tree for RZ/V2N EVK Prabhakar
2025-03-27 7:43 ` Krzysztof Kozlowski
2025-03-28 15:06 ` Lad, Prabhakar
2025-03-26 14:39 ` [PATCH 15/15] arm64: defconfig: Enable Renesas RZ/V2N SoC Prabhakar
2025-03-27 7:43 ` Krzysztof Kozlowski
2025-03-27 8:55 ` Geert Uytterhoeven
2025-03-27 9:08 ` Geert Uytterhoeven
2025-03-27 14:00 ` Krzysztof Kozlowski
2025-03-27 12:27 ` Wolfram Sang
2025-03-27 14:22 ` Krzysztof Kozlowski
2025-03-27 16:44 ` Wolfram Sang
2025-03-28 7:44 ` Krzysztof Kozlowski
2025-03-28 11:36 ` Wolfram Sang
2025-03-28 15:09 ` Lad, Prabhakar
2025-03-26 19:11 ` Rob Herring (Arm) [this message]
2025-03-26 19:21 ` [PATCH 00/15] Add support for Renesas RZ/V2N SoC and EVK Lad, Prabhakar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=174301523991.2716417.14351851624098585706.robh@kernel.org \
--to=robh@kernel.org \
--cc=biju.das.jz@bp.renesas.com \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=fabrizio.castro.jz@renesas.com \
--cc=geert+renesas@glider.be \
--cc=gregkh@linuxfoundation.org \
--cc=jirislaby@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=linux-serial@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=mturquette@baylibre.com \
--cc=prabhakar.csengg@gmail.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=sboyd@kernel.org \
--cc=ulf.hansson@linaro.org \
--cc=will@kernel.org \
--cc=wsa+renesas@sang-engineering.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox