From mboxrd@z Thu Jan 1 00:00:00 1970 From: Russell King - ARM Linux Subject: Re: [PATCH] dw_mmc: Add Synopsys DesignWare mmc host driver. Date: Sun, 12 Dec 2010 08:41:36 +0000 Message-ID: <20101212084135.GC8665@n2100.arm.linux.org.uk> References: <20101208115510.GD10998@console-pimps.org> <20101209064751.GA21128@void.printf.net> <20101209160157.GA28586@void.printf.net> <20101211192320.GA24430@void.printf.net> Mime-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: QUOTED-PRINTABLE Return-path: Received: from caramon.arm.linux.org.uk ([78.32.30.218]:44773 "EHLO caramon.arm.linux.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751409Ab0LLIlz (ORCPT ); Sun, 12 Dec 2010 03:41:55 -0500 Content-Disposition: inline In-Reply-To: <20101211192320.GA24430@void.printf.net> Sender: linux-mmc-owner@vger.kernel.org List-Id: linux-mmc@vger.kernel.org To: Chris Ball Cc: Will Newton , Matt Fleming , linux-mmc@vger.kernel.org, Linux Kernel list , linux-arm-kernel@lists.infradead.org On Sat, Dec 11, 2010 at 07:23:20PM +0000, Chris Ball wrote: > Hi Will, >=20 > On Thu, Dec 09, 2010 at 05:24:26PM +0000, Will Newton wrote: > > This adds the mmc host driver for the Synopsys DesignWare mmc > > host controller, found in a number of embedded SoC designs. > >=20 > > Signed-off-by: Will Newton > > Reviewed-by: Matt Fleming >=20 > Running a test build on ARM fails: >=20 > drivers/mmc/host/dw_mmc.c: In function =E2=80=98dw_mci_push_data64=E2= =80=99: > drivers/mmc/host/dw_mmc.c:985: error: implicit declaration of functio= n =E2=80=98__raw_writeq=E2=80=99 > drivers/mmc/host/dw_mmc.c: In function =E2=80=98dw_mci_pull_data64=E2= =80=99: > drivers/mmc/host/dw_mmc.c:998: error: implicit declaration of functio= n =E2=80=98__raw_readq=E2=80=99 >=20 > because arch/arm doesn't implement raw versions of these 64-bit acces= ses. > I'm surprised that this driver hasn't been compiled on ARM before! W= hat > kind of arch are you testing on? Do you have any ARM hardware (lpc31= 3x?) > to verify the driver on? What's the semantics of a 64-bit IO access? Does the low 32-bit get written before the high 32-bit, or is it the other way around? Does it depend on the endian-ness? What if some hardware needs the low 32-bit first and other needs the high 32-bit first? I don't think it's reasonable to expect 32-bit hardware to perform 64-b= it IO accesses.