From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1DBE2AE8C for ; Mon, 28 Oct 2024 13:10:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730121062; cv=none; b=MUUvseh1oOoqL6df5TM3x3wlJD6Pi50R5S2NPIcaxbpOyZzJb7FAhPqL0ArtlFtHLwxpSLfqy7oy1yrdXwsMq3e5BmBVHvDqmE/2OdxTBYvMYSFWwZSNO1X1nDxlR/ubd5kdMrmREmT8OzcK/dMhA/g7nOq1NHsm9q2VuVnrlD0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730121062; c=relaxed/simple; bh=e9/G2XYYF8CwOvtty/jbQJENgNEJnBUmgvIogS/mCVw=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=Cw0mqMOownZ9LYEYHGYMzlwCCUD0mzi9QzYq+ROiX3KJrpeyK5ll6T0dKFMrftW3ViaOwrbhA1Mi1RVPZPineHelD97YbL/B3KW5XJGP6LZCLzQT7WwO4JL4xlyJ4qNTAJShPfRowIdd9/odpHoZAKZe+xfigkBnbNdkQNePHTc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=fail smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=O0FY/O/d; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="O0FY/O/d" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49SAhQsf000767 for ; Mon, 28 Oct 2024 13:10:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= v+/Vw05jKsCpvo+LzX33OBe8/nvt7U4c4yVqDeCabWg=; b=O0FY/O/dVowOE8F3 VV9ZUz+GsgRMhcyBLJJdhH1ot3T3b7Q2Vf8zSMVsJ9H23WfrACHHtR5psn3GHVm/ rluLJqeCEvLSP3hOTD1rQ/4Tf5E7J2C2FbptH1qgmd8Qh095Vq12dfmDWi0gbz5c pNjzdOhv+Xop85LReGXFsMYlDrvTmwZL3bT1tVDWFgWfnxJTlSlufiziDIEjbojC lPrFSiiCDUrqB17noqgIlDiWkdMGpJnOzfwyHd7bAGZ1W+JKeAk+VTD30zL4JIyd oScRufDed9KUUds3W6G1aoWYJzBborHLYpQO74PFtoHdBhBYWwcAOFAuOg8GTpBL ugzXQg== Received: from mail-qv1-f69.google.com (mail-qv1-f69.google.com [209.85.219.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 42gskjvwe6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 28 Oct 2024 13:10:58 +0000 (GMT) Received: by mail-qv1-f69.google.com with SMTP id 6a1803df08f44-6cbe149b1cfso14584796d6.0 for ; Mon, 28 Oct 2024 06:10:58 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1730121057; x=1730725857; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=v+/Vw05jKsCpvo+LzX33OBe8/nvt7U4c4yVqDeCabWg=; b=SuJE0YFgQt5OSt31Fj2hEXRdnCePgxFh48hCNNVtvq1ELQYtYKkiHBwwVGi8kaaadS gpSFLncHJ53Cp0iG5QO2qbicsbQT0BJ+Jni6yKXIb9XwDyJvjb3hQVzulml+8GN0R3S6 3GyRmpkBXjMawpsOnrHxVoMLNfjAGsJBUc4pFFuAh09qeoeekdCk+oWI4KlxuHYksP43 M/Hz0NwQgO/45Lanxt8pRdain5R2OmBmpxgKqjb05pni3Ce3lt8FXQakPAqpAg66tWof t67XW9OLZSyLUOSxfHri6fl9jvIwYBrKO9QJQhrTiNB38OnbVe10/djzdaxN2gngGVBb RelQ== X-Forwarded-Encrypted: i=1; AJvYcCXUEf7atFb0GqYm0kpXiSCRqto6Rq3pSq0OZXvw1+4qzkM2LBVx+OklCtVpcSNtlouUMonPvhNPOqg=@vger.kernel.org X-Gm-Message-State: AOJu0YxbJvhOS+BztAXIGgQsHb0L1jo5SaKbAw0hLbICDPiYPR5USV/O GGoVbT2akWCJzrmqgbkuMf4I79sr08lt/Q3dvlSyd2JKnXKxXRKCTzk67Pn/dsIpjj+PT0n1KvW 2HUukN2dFBKnjMwoX+6vjQblEwyyYsy70vk8tCL0LYruWXVNXVTAla+soiMM= X-Received: by 2002:a05:6214:d45:b0:6cb:c6da:5fe3 with SMTP id 6a1803df08f44-6d18567a31cmr64568246d6.1.1730121057566; Mon, 28 Oct 2024 06:10:57 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEq3HPWRKMYJD2jxgNWRBKn4gWDVDCn7ik3MY50U15z0QzhZx2GE41JYtE6eIwfAbDmYHRPSQ== X-Received: by 2002:a05:6214:d45:b0:6cb:c6da:5fe3 with SMTP id 6a1803df08f44-6d18567a31cmr64568066d6.1.1730121057254; Mon, 28 Oct 2024 06:10:57 -0700 (PDT) Received: from [192.168.212.120] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a9b1ef322ecsm375399966b.49.2024.10.28.06.10.54 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 28 Oct 2024 06:10:56 -0700 (PDT) Message-ID: <327507d8-2dc7-4645-ac3d-d68ff31a84dd@oss.qualcomm.com> Date: Mon, 28 Oct 2024 14:10:54 +0100 Precedence: bulk X-Mailing-List: linux-mmc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 2/3] arm64: dts: qcom: x1e80100: Describe TLMM pins for SDC2 To: Abel Vesa , Konrad Dybcio Cc: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Johan Hovold , Dmitry Baryshkov , linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org References: <20241022-x1e80100-qcp-sdhc-v3-0-46c401e32cbf@linaro.org> <20241022-x1e80100-qcp-sdhc-v3-2-46c401e32cbf@linaro.org> Content-Language: en-US From: Konrad Dybcio In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Proofpoint-GUID: kcqdcCini0lfw7eV8FIjiYmwtbM0NjHE X-Proofpoint-ORIG-GUID: kcqdcCini0lfw7eV8FIjiYmwtbM0NjHE X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 clxscore=1015 impostorscore=0 suspectscore=0 phishscore=0 priorityscore=1501 mlxlogscore=887 bulkscore=0 mlxscore=0 malwarescore=0 lowpriorityscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410280106 On 28.10.2024 9:48 AM, Abel Vesa wrote: > On 24-10-25 20:34:19, Konrad Dybcio wrote: >> On 22.10.2024 12:46 PM, Abel Vesa wrote: >>> Describe the SDC2 default and sleep state pins configuration >>> in TLMM. Do this in SoC dtsi file since they will be shared >>> across multiple boards. >>> >>> Signed-off-by: Abel Vesa >>> --- >> >> Not very useful on its own but okay.. > > Fair enough. For some reason, I'm not able to get sdc4 pinconf > to work. Any chance you tried to define 'sdc4_cmd' etc.? This one seems to have sdc4 pins on gpio127..=132 Konrad