From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D1B02F0689 for ; Wed, 13 Aug 2025 11:21:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755084087; cv=none; b=EzTBv2uIoTHOPpJPrbJ+bkqlRSF7Qmed7cR37LlPe0Kx+1yQ4JLG4mTv+mrOfGGofYMwxxDprw/Hc0Etk+cyBl5vDxyZ61Ep+OoRzLtgJjO6XS+/Hkfi3yH2MmooBpMrZo0Yfga+7ZUCgXSGTR26OHldX0KMxPtBqh8ZK6gdLbk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755084087; c=relaxed/simple; bh=ATnrKpADnp0VYyHm2V3OrqD8KcPfJd1QRUQCZ5jM5No=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=jr/zDbwcnfr6i42DK6XB6G6XjvRMNW/oO2bREx2vv43w6Xa7+6wv59o85dpn8WRRHdiJl/VqdpAvOlNzCvnnnAM/P966I9ueDuLWO4FW4CeDUnsmm2ID6NXQlcY+bnH9QKumDnPJdrZqPSpr7ZASKwi8tIamWsbZ2O2TdyR6+Ew= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=AekzvgT/; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="AekzvgT/" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57D9etxU022081 for ; Wed, 13 Aug 2025 11:21:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Pagz2rCmdnqFa4fN0V2LLZHvLwAniMzGzcfSL+Hc7Pw=; b=AekzvgT/XQXmTGqg o4NY7IhwNX7HTlOWSWEVfJVSlU1Bn7oCYHH9a7Uq0+ySoRosZXWFdRmCV/aM6zRr oHqO1TWMOXPD3Afasd1M1iBUWhRYekT1zML7lwu0fxoSVmhcm+h21MRyCbR8MptI qkpDgn72ZDzf8wPU5eZlDcNvNXDi2HS3ePwCzMv2pY6JYj27s6r2tU615KQjQLOn wB9F3iR4MbMIGMEI6ohznRzylDciYEa4fv8DRtJ4g4WRS1QYsMFrE/z42tVdYz70 +PbkGD0RrHrpYrLyF173Se1mqUR5MMBV+5KDlAeGP7gqQ1IXk34g51W5CHcg2Vw0 WX/SSw== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48gr9rr8pm-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 13 Aug 2025 11:21:25 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-4b06c7cf38eso4079891cf.1 for ; Wed, 13 Aug 2025 04:21:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755084084; x=1755688884; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=Pagz2rCmdnqFa4fN0V2LLZHvLwAniMzGzcfSL+Hc7Pw=; b=NQp96o3cDeSYEAvoES9fUJ57RUJ12VXXRXPnzU3glKNP3O9wVYOpK4OCGOmUH1JTGy vUzJ6WEtqp0dkUjiWchNlH4vbiV1XCVS2NDEwUjxlPYrSLTdV4dMbOJNXa2harX4NZ8D A592mJMtu1q5YsnUWJ9f5GsTKZCMgv/xQuzizDIlhYNU61ZgU8wY/q9fzIfN7Z8rXHqn 9pDYm7FbZ5dkUWBo7bvp6w+Vm/CiS4jhrYLq9ZwaBZh042gdO0+DaC5BlRXXSH2iq+rf I5v49YZr8UbeRvhX9axnL+cwnL8AGgnQw84r1vpCmfSA1T7yWrz+USKw7kdQfBfPVhSo 7IHg== X-Gm-Message-State: AOJu0YxvMO4qkMqEtMzghZKHckdSNlkUVsgRNh++7gNs5yKGgm83Z4Wx Cpil6aCeWy44Zlh2jsXCTfl3+MPJkqNF2a09fX5B0/TDn05lBw14aNrTWZpHXoRF1BarU2jAlpv wsBnI+1RNGli0fAE6czM/S9BGb56l14/a/u7QBSW0P36oUgyDqrOf+35c/Mgidyw= X-Gm-Gg: ASbGnctt656YMFwgZAo+dYaTHMypd9r4ZtlN4jHtVIjduQ75DE+9PTYqeE31vz0l6ty xuWnnJwt61TubRGY5V48RSQ34rdSG68m2Q5TFDK0M9j+lZ+ePKIV2lDMu8QI+6poFock+kEToM4 mHEHLXdDwRCVqC1GUdbCUZJjyzn3KjWBS8CjhvM6NLVdQ4TEd6IRjNoah4W8uifuW1uR9ESX5Ek lmZh3L50SB0GfNLN+SZlXAHwnSkblO5T+X63pS2VdScmqBXfbY+yFSB65rzyC5WTQmwdxHZzuKo Y33ZESn3hyeXA+Z4Gfo1EeVsD/rxUQKKz86999kgtGNeM6uSpUGrcaHRfXAPgTYh8RYtfBFELvG p7yfwGalqFRMePGqeDQ== X-Received: by 2002:ac8:5dce:0:b0:4ab:609f:d7d1 with SMTP id d75a77b69052e-4b0fc6cbd31mr15047551cf.4.1755084084078; Wed, 13 Aug 2025 04:21:24 -0700 (PDT) X-Google-Smtp-Source: AGHT+IELoeKz7TW8iFmXICbiE+qGXINJWaTAvZ9IPrgzvR6IcayWxJQVgY4rMoZo+a0ES+DA0q4znw== X-Received: by 2002:ac8:5dce:0:b0:4ab:609f:d7d1 with SMTP id d75a77b69052e-4b0fc6cbd31mr15047361cf.4.1755084083428; Wed, 13 Aug 2025 04:21:23 -0700 (PDT) Received: from [192.168.43.16] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-615a8ffa17csm21277071a12.49.2025.08.13.04.21.21 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 13 Aug 2025 04:21:22 -0700 (PDT) Message-ID: <4091c488-996c-4318-82ad-c054a9ef5a22@oss.qualcomm.com> Date: Wed, 13 Aug 2025 13:21:20 +0200 Precedence: bulk X-Mailing-List: linux-mmc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH V4 4/4] arm64: dts: qcom: sm8550: Remove SDR104/SDR50 broken capabilities To: Sarthak Garg , Krzysztof Kozlowski , Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Adrian Hunter Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, quic_cang@quicinc.com, quic_nguyenb@quicinc.com, quic_rampraka@quicinc.com, quic_pragalla@quicinc.com, quic_sayalil@quicinc.com, quic_nitirawa@quicinc.com, quic_bhaskarv@quicinc.com, kernel@oss.qualcomm.com References: <20250801084518.2259767-1-quic_sartgarg@quicinc.com> <20250801084518.2259767-5-quic_sartgarg@quicinc.com> <69f2807c-9a28-4b31-97cc-2756f0ab9fd4@kernel.org> <8b023e56-435b-43df-8b15-c562a494e06f@kernel.org> Content-Language: en-US From: Konrad Dybcio In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODEzMDA5NCBTYWx0ZWRfXyIlU0lxnRA7G 5o0d4Rxz+wTe7mAeYxgwGLA4jLldPSfrvbvsO3LmMQPsifm4MWRIGmPDiXHmQLceDBBtGIxk+B4 2aZeywYWwq82sOkTtQEM5nWBUQk1QT8CN85/dGTIICrgCmzssixcq6ELI7B2kCcxs0CFWHDjLBY Yazg0ZHQmHOc4VYLUsEVnmeHre9AzHo+AYj+T/0sGubXKcxVYUTY0CqCTwKSblXQ7L2bScfOXfK Okxx6UMfZynKxd31vBOzQl/9AdHQd9eZHomEb2qTUlWV/qa5FjmZ7o9gScwlUz+5qQoK33/9xe4 5nUycR7mldUsm5zVgVdFo/npS9+40hDQk0CPrTMGmDxKnj9QB7evL8q6YURVaOdanT9IFPdEucd iF7+qnis X-Authority-Analysis: v=2.4 cv=NIrV+16g c=1 sm=1 tr=0 ts=689c7535 cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=FpWmc02/iXfjRdCD7H54yg==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=COk6AnOGAAAA:8 a=h_9OUBjc1HwR_7CGdB0A:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: 3bu3paUg50-hOgCV1vFHM0ilfVMMit00 X-Proofpoint-GUID: 3bu3paUg50-hOgCV1vFHM0ilfVMMit00 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-13_01,2025-08-11_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 clxscore=1015 impostorscore=0 adultscore=0 suspectscore=0 spamscore=0 malwarescore=0 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508130094 On 8/13/25 1:08 PM, Sarthak Garg wrote: > > > On 8/5/2025 2:55 PM, Krzysztof Kozlowski wrote: >> On 05/08/2025 11:19, Sarthak Garg wrote: >>> >>> >>> On 8/1/2025 2:32 PM, Krzysztof Kozlowski wrote: >>>> On 01/08/2025 10:45, Sarthak Garg wrote: >>>>> The kernel now handles level shifter limitations affecting SD card >>>>> modes, making it unnecessary to explicitly disable SDR104 and SDR50 >>>>> capabilities in the device tree. >>>>> >>>>> However, due to board-specific hardware constraints particularly related >>>>> to level shifter in this case the maximum frequency for SD High-Speed >>>>> (HS) mode must be limited to 37.5 MHz to ensure reliable operation of SD >>>>> card in HS mode. This is achieved using the max-sd-hs-frequency property >>>>> in the board DTS. >>>>> >>>>> Signed-off-by: Sarthak Garg >>>>> --- >>>>>    arch/arm64/boot/dts/qcom/sm8550-hdk.dts                     | 1 + >>>>>    arch/arm64/boot/dts/qcom/sm8550-mtp.dts                     | 1 + >>>>>    arch/arm64/boot/dts/qcom/sm8550-sony-xperia-yodo-pdx234.dts | 1 + >>>>>    arch/arm64/boot/dts/qcom/sm8550.dtsi                        | 3 --- >>>>>    4 files changed, 3 insertions(+), 3 deletions(-) >>>>> >>>> >>>> This will break MMC for all of the users and nothing in commit msg or >>>> cover letter explains that or mentions merging strategy. >>>> >>>> Exactly this case is covered by your internal guideline, no? Please read it. >>>> >>>> Best regards, >>>> Krzysztof >>> >>> Just to make sure I’m addressing the right concern — are you primarily >>> worried about the introduction of the max-sd-hs-frequency property in >>> the board DTS files, or about the removal of the sdhci-caps-mask >>> from the common sm8550.dtsi? >> >> >> Apply this patch and test MMC. Does it work? No. Was it working? Yes. >> >> >> Best regards, >> Krzysztof > > > You're absolutely right to raise the concern about potential breakage. > After conducting additional testing across multiple boards, I’ve confirmed that the removal of SDR104/SDR50 broken capabilities does indeed affect V1 SM8550 devices. v1 is a prototype revision, please forget it exists, we most definitely do not support it upstream Konrad > However, on V2 devices, all modes—including SDR104, SDR50, and HS—are fully functional and have been verified to work reliably. > > Based on your feedback, I will revise the patch to retain the broken SDR104/SDR50 capabilities in the common sm8550.dtsi, ensuring no impact on current sm8550 devices already in use. > > We will revisit the removal of broken capabilities dt property for upcoming targets after thorough validation and testing to ensure no regressions from the beginning. > > Please let me know if this approach aligns with your expectations. I’ll prepare and send out a revised patch accordingly. > > Best regards, > Sarthak