From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5A9B61C2432 for ; Thu, 28 Nov 2024 20:51:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732827104; cv=none; b=VPdtJFgSRseaERfy6AaBproVO4EOIvG9coJpZHyE5Az0Ycol+OtmMNgPZgLDEjzcGO+5KHo4ZTosF0yMrPDxFNHdKMh4xSakcdsZWQk2XJEsQpBEO1QnjacUtwRnMFCwK9oUjGYLHIsgEtDZovWntbBgjz21V7EPexsvzZ4Ks6A= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1732827104; c=relaxed/simple; bh=S3fEwRzf+95GuuIf2gn1/bGkssvPOpxwgvp6Ntrq92s=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=KOqJHyXVxLLwikFLNZknxcQIxzU30MiirifmFRoidV8PoaqUpWeTDzn5HoqVmhX2sr9f67AppSikT0DwoIjnut1F4mAVtbtbb65ygve4OahAWl4xkueQTswQQmAuz0F+BqzOj6al60nKV5xxHnxsNy7pC2dWTvKW99zGV9m2unQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=hCp0Y+Gz; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="hCp0Y+Gz" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4ASJvlaP017280 for ; Thu, 28 Nov 2024 20:51:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YO+63SqzNSZleOnphAI5CtW01nneSUZGJugsHP/1Bvo=; b=hCp0Y+Gzz44QIr0N QiziuaCQsWhxAwno/LB3r7gcAPQpW1PSxocUKhVLLjpzg7UxwtRVlPBXzSMhzARN ZFomkgJVxgcFLLMPTcQp4XouPBQGAYY4jPmoGtIhs4ZlaZwju2SCtdET0F0VBxwX KP/rn4mBw16hQ0sXM2ZpR6JvRowMttZpejnxtyBxpxUYzu4cwT29g6AmljYGwWT5 pmPzxLoSFBACJslZERkXLHTxqoQPwHreX/+za4Dcy82qZ7+5n7DI3UUjHKeP2Rw3 Wr2wjpYjqe/lMSrn4F384523Ry+xKbrK+8zvbKqxA0jjW/HByjTPbrrrMVeVUXAa +KmCBw== Received: from mail-qv1-f70.google.com (mail-qv1-f70.google.com [209.85.219.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4366y03mp4-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Nov 2024 20:51:40 +0000 (GMT) Received: by mail-qv1-f70.google.com with SMTP id 6a1803df08f44-6d8824c96cdso449286d6.2 for ; Thu, 28 Nov 2024 12:51:40 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732827100; x=1733431900; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=YO+63SqzNSZleOnphAI5CtW01nneSUZGJugsHP/1Bvo=; b=KyUXTDuwD71Vm236OJH3AD4bOTHtQYu+OB9cqz7jd/2zhcQzp0mKGakagC/8TghLPv FulIDU/zHmxmdl+4grpgQ2WMWIfjhIJKpQ4QKZoa8NcyHnghMOkVZxr6rON42mtUpNBa uzXFCumC6HEsvb5F5Jy5Uu3NAWp9NrlrXgsM/+QLvx4PVIZFEqDg+X+Mn5B2XLzgQFOQ kOFGxuzphd/H8QZrNL+K4J55W2s2IAKMANvxeWcWahzPn0Vmn99RfLAfZhWbFkY8gMxE WrPYD6sQO07ypBAiaHs9LtnOyxyCPBaP5k8K0QqGQsdvLkBcRS1smXeQ0vL8Q1s6SOWt 8ZFw== X-Forwarded-Encrypted: i=1; AJvYcCX/AkMiXeZ//v118I0EfuQ0Px9/M9GowcqlInEYnhcCea+MZSExi+7p321A6G7tCg7QSF+SXZCF2ho=@vger.kernel.org X-Gm-Message-State: AOJu0Yw65rYwS5qI4061AJyyM17cImv5rV7rPHXXeJwIMOtqJJqhgR3E 1U1i2c8eDja0D4UiKSp3HeacjxeK6ZFpdypOnUcgUfQ9br21kFijkxo+mYM1PkxO1vXk+FtYLgJ WzPv2XK9wtfTVDMwPNv/u5VPIeS3aMV8rRgiCHwEAhOK0lmDNNmSQN0eqx7U= X-Gm-Gg: ASbGnctlVlumabAtjhVm8hXACLMlnEUu48lZhdUCFFvSQEEyhLOk9Ss2da//kjMSfEc uuCG2P3R9Ngd2TkxGxlLBGQ4GQXGoUXjCDq/gKqBkHaiZMIAJPaRiGJTUAOEpXIHYW3DVICKfhz AY2srJXbIqa3DDMyy374eeqIVOvnx4305CqGUaOVJaGdGTclTk0LiTVzhw2ySaGisp8yYKNKCmP 2w5OeBQ/kGb9bpkbBAyBfUQzVb5YJ+sOJxVNSXURbRkw3V7FXjTsbdjlZdaqYcJ2PHWJs7P1YBI XMexIqgoT8GpBV4TXLzoy1IxFqUdBh4= X-Received: by 2002:a05:620a:2447:b0:7b3:2107:2eef with SMTP id af79cd13be357-7b67c50621dmr474883585a.16.1732827100101; Thu, 28 Nov 2024 12:51:40 -0800 (PST) X-Google-Smtp-Source: AGHT+IHi9dx1Pj9NkSNENKqt4G+dw9v2Xg+cie6fSEML8L/rZz+N+DT8Xtc+w9VR0C9Pn0Tjekm5gg== X-Received: by 2002:a05:620a:2447:b0:7b3:2107:2eef with SMTP id af79cd13be357-7b67c50621dmr474881385a.16.1732827099666; Thu, 28 Nov 2024 12:51:39 -0800 (PST) Received: from [192.168.212.120] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5d097eb9bdesm1054157a12.82.2024.11.28.12.51.36 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 28 Nov 2024 12:51:39 -0800 (PST) Message-ID: <6deb55c7-78de-462a-bd15-6b1cdd4c731d@oss.qualcomm.com> Date: Thu, 28 Nov 2024 21:51:35 +0100 Precedence: bulk X-Mailing-List: linux-mmc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 1/2] arm64: dts: qcom: qcs615: add SDHC1 and SDHC2 To: Krzysztof Kozlowski , Dmitry Baryshkov , Konrad Dybcio Cc: Yuanjie Yang , ulf.hansson@linaro.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, bhupesh.sharma@linaro.org, andersson@kernel.org, konradybcio@kernel.org, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, quic_tingweiz@quicinc.com References: <20241122065101.1918470-1-quic_yuanjiey@quicinc.com> <20241122065101.1918470-2-quic_yuanjiey@quicinc.com> <7c0c1120-c2b2-40dd-8032-339cc4d4cda4@oss.qualcomm.com> <03b6f863-ccdd-4e07-9574-ee9dd7c20ab5@kernel.org> Content-Language: en-US From: Konrad Dybcio In-Reply-To: <03b6f863-ccdd-4e07-9574-ee9dd7c20ab5@kernel.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Proofpoint-ORIG-GUID: 0RaTrqF1L3paW7zkZPmvwbdPkHWHt1po X-Proofpoint-GUID: 0RaTrqF1L3paW7zkZPmvwbdPkHWHt1po X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 priorityscore=1501 bulkscore=0 malwarescore=0 adultscore=0 suspectscore=0 mlxlogscore=999 spamscore=0 mlxscore=0 lowpriorityscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2411280166 On 26.11.2024 10:26 AM, Krzysztof Kozlowski wrote: > On 26/11/2024 01:07, Dmitry Baryshkov wrote: >>>> >>>> diff --git a/arch/arm64/boot/dts/qcom/qcs615.dtsi b/arch/arm64/boot/dts/qcom/qcs615.dtsi >>>> index 590beb37f441..37c6ab217c96 100644 >>>> --- a/arch/arm64/boot/dts/qcom/qcs615.dtsi >>>> +++ b/arch/arm64/boot/dts/qcom/qcs615.dtsi >>>> @@ -399,6 +399,65 @@ qfprom: efuse@780000 { >>>> #size-cells = <1>; >>>> }; >>>> >>>> + sdhc_1: mmc@7c4000 { >>>> + compatible = "qcom,qcs615-sdhci", "qcom,sdhci-msm-v5"; >>>> + reg = <0x0 0x007c4000 0x0 0x1000>, >>>> + <0x0 0x007c5000 0x0 0x1000>; >>>> + reg-names = "hc", >>>> + "cqhci"; >>> >>> There's an "ice" region at 0x007c8000 >> >> Shouldn't ice now be handled by a separate device? > It should and UFS bindings expect that. However I am not sure if MMC was > improved to support external ICE device. Also for example on SM8550 the > ICE has entirely different (further) address space, so it also suggests > it is separate device. Here address space looks almost continuous. Some SoCs have two ICEs (one for UFS and one for SDHCI) - seems to be mainly the case on platforms where there's "sdhc1" (intended for eMMC) *and* a UFS host. The commit message that introduced a separate driver says: """ The reason for this is because, staring with SM8550, the ICE IP block is shared between UFS and SDCC, which means we need to probe a dedicated device and share it between those two consumers. """ but: * in sm8550.dtsi, only UFS has a qcom,ice reference (like other device trees using that binding) * I can't find anything that would back this internally I'm not sure how this is supposed to work, especially on SoCs with two instances Konrad