From: Ciprian Marian Costea <ciprianmarian.costea@oss.nxp.com>
To: Krzysztof Kozlowski <krzk@kernel.org>
Cc: Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Thomas Gleixner <tglx@kernel.org>,
Ulf Hansson <ulf.hansson@linaro.org>, Frank Li <Frank.Li@nxp.com>,
Sascha Hauer <s.hauer@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>,
Haibo Chen <haibo.chen@nxp.com>,
Adrian Hunter <adrian.hunter@intel.com>,
Shawn Guo <shawnguo@kernel.org>,
Lucas Stach <l.stach@pengutronix.de>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-mmc@vger.kernel.org, imx@lists.linux.dev,
linux-arm-kernel@lists.infradead.org, s32@nxp.com,
Christophe Lizzi <clizzi@redhat.com>,
Alberto Ruiz <aruizrui@redhat.com>,
Enric Balletbo <eballetb@redhat.com>,
Eric Chanudet <echanude@redhat.com>,
Larisa Grigore <larisa.grigore@nxp.com>
Subject: Re: [PATCH v2 1/7] dt-bindings: interrupt-controller: fsl,irqsteer: add S32N79 support
Date: Thu, 5 Mar 2026 14:02:35 +0200 [thread overview]
Message-ID: <e8e258fb-23c0-44d1-bf4d-e2fed92ad90d@oss.nxp.com> (raw)
In-Reply-To: <20260226-ingenious-shiny-axolotl-e0e6d2@quoll>
On 2/26/2026 9:31 AM, Krzysztof Kozlowski wrote:
> On Wed, Feb 25, 2026 at 02:38:52PM +0100, Ciprian Costea wrote:
>> From: Ciprian Marian Costea <ciprianmarian.costea@oss.nxp.com>
>>
>> Add compatible string for the interrupt steering controller used in NXP
>> S32N79 SoC.
>>
>> The S32N79 SoC differs from the i.MX version by not implementing the
>> CHANCTRL register, but otherwise maintains the same programming model and
>> register layout.
>>
>> Co-developed-by: Larisa Grigore <larisa.grigore@nxp.com>
>> Signed-off-by: Larisa Grigore <larisa.grigore@nxp.com>
>> Signed-off-by: Ciprian Marian Costea <ciprianmarian.costea@oss.nxp.com>
>> ---
>> .../devicetree/bindings/interrupt-controller/fsl,irqsteer.yaml | 1 +
>> 1 file changed, 1 insertion(+)
>>
>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/fsl,irqsteer.yaml b/Documentation/devicetree/bindings/interrupt-controller/fsl,irqsteer.yaml
>> index 5c768c1e159c..caf3e4a1f26f 100644
>> --- a/Documentation/devicetree/bindings/interrupt-controller/fsl,irqsteer.yaml
>> +++ b/Documentation/devicetree/bindings/interrupt-controller/fsl,irqsteer.yaml
>> @@ -22,6 +22,7 @@ properties:
>> - fsl,imx94-irqsteer
>> - fsl,imx95-irqsteer
>> - const: fsl,imx-irqsteer
>> + - const: nxp,s32n79-irqsteer
>
> So that should be part of enum with the first entry.
>
> Best regards,
> Krzysztof
>
Hello Krzysztof,
Thanks for your review. Regarding this change, I was thinking since
S32N79 irqsteer does not implement the 'CHANCTRL' register, it should
not fallback to 'fsl,imx-irqsteer'. If the driver were to match on the
fallback compatible, it would attempt to write to the non-existent
CHANCTRL register.
Am I wrong?
Best regards,
Ciprian
next prev parent reply other threads:[~2026-03-05 12:02 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-02-25 13:38 [PATCH v2 0/7] arm64: Add initial support for NXP S32N79 SoC Ciprian Costea
2026-02-25 13:38 ` [PATCH v2 1/7] dt-bindings: interrupt-controller: fsl,irqsteer: add S32N79 support Ciprian Costea
2026-02-26 7:31 ` Krzysztof Kozlowski
2026-03-05 12:02 ` Ciprian Marian Costea [this message]
2026-03-05 12:12 ` Krzysztof Kozlowski
2026-03-05 12:25 ` Ciprian Marian Costea
2026-03-05 12:39 ` Krzysztof Kozlowski
2026-03-05 13:32 ` Ciprian Marian Costea
2026-03-05 13:45 ` Krzysztof Kozlowski
2026-02-25 13:38 ` [PATCH v2 2/7] dt-bindings: mmc: fsl-imx-esdhc: " Ciprian Costea
2026-02-25 13:38 ` [PATCH v2 3/7] dt-bindings: arm: fsl: Add NXP S32N79 SoC and RDB board Ciprian Costea
2026-02-25 15:21 ` Frank Li
2026-02-25 15:22 ` Ciprian Marian Costea
2026-03-05 12:10 ` Ciprian Marian Costea
2026-02-26 7:32 ` Krzysztof Kozlowski
2026-02-26 15:17 ` Frank Li
2026-02-26 17:00 ` Krzysztof Kozlowski
2026-03-05 12:19 ` Ciprian Marian Costea
2026-03-05 12:08 ` Ciprian Marian Costea
2026-02-25 13:38 ` [PATCH v2 4/7] mmc: sdhci-esdhc-imx: add NXP S32N79 support Ciprian Costea
2026-02-25 15:26 ` Frank Li
2026-02-25 15:28 ` Ciprian Marian Costea
2026-03-05 12:26 ` Ciprian Marian Costea
2026-02-25 13:38 ` [PATCH v2 5/7] irqchip/imx-irqsteer: " Ciprian Costea
2026-02-25 13:38 ` [PATCH v2 6/7] irqchip: add ARCH_S32 dependency to Kconfig Ciprian Costea
2026-02-25 13:38 ` [PATCH v2 7/7] arm64: dts: freescale: Add minimal support for S32N79 Ciprian Costea
2026-02-25 15:30 ` Frank Li
2026-02-25 15:32 ` Ciprian Marian Costea
2026-03-05 12:28 ` Ciprian Marian Costea
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e8e258fb-23c0-44d1-bf4d-e2fed92ad90d@oss.nxp.com \
--to=ciprianmarian.costea@oss.nxp.com \
--cc=Frank.Li@nxp.com \
--cc=adrian.hunter@intel.com \
--cc=aruizrui@redhat.com \
--cc=clizzi@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=eballetb@redhat.com \
--cc=echanude@redhat.com \
--cc=festevam@gmail.com \
--cc=haibo.chen@nxp.com \
--cc=imx@lists.linux.dev \
--cc=kernel@pengutronix.de \
--cc=krzk+dt@kernel.org \
--cc=krzk@kernel.org \
--cc=l.stach@pengutronix.de \
--cc=larisa.grigore@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=robh@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=s32@nxp.com \
--cc=shawnguo@kernel.org \
--cc=tglx@kernel.org \
--cc=ulf.hansson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox