From: Adrian Hunter <adrian.hunter@intel.com>
To: Yangbo Lu <yangbo.lu@nxp.com>, linux-mmc@vger.kernel.org
Cc: Ulf Hansson <ulf.hansson@linaro.org>
Subject: Re: [PATCH] mmc: sdhci-of-esdhc: exit HS400 properly before setting any speed mode
Date: Sun, 24 May 2020 22:38:01 +0300 [thread overview]
Message-ID: <fef26f42-02dd-39dd-3c05-61a21c73a2c0@intel.com> (raw)
In-Reply-To: <20200522031256.856-1-yangbo.lu@nxp.com>
On 22/05/20 6:12 am, Yangbo Lu wrote:
> The eSDHC HS400 timing requires many specific registers setting,
> unlike other speed modes which need to set only host controller 2
> register. When driver needs to downgrade HS400 mode to other speed
> mode, the controller have to exit HS400 timing properly first.
> This patch is to support the procedure of HS400 exiting at the
> beginning of esdhc_set_uhs_signaling.
>
> Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Acked-by: Adrian Hunter <adrian.hunter@intel.com>
> ---
> drivers/mmc/host/sdhci-of-esdhc.c | 34 ++++++++++++++++++++++++++++++++++
> 1 file changed, 34 insertions(+)
>
> diff --git a/drivers/mmc/host/sdhci-of-esdhc.c b/drivers/mmc/host/sdhci-of-esdhc.c
> index 5d8dd87..7c73d24 100644
> --- a/drivers/mmc/host/sdhci-of-esdhc.c
> +++ b/drivers/mmc/host/sdhci-of-esdhc.c
> @@ -1135,6 +1135,40 @@ static int esdhc_execute_tuning(struct mmc_host *mmc, u32 opcode)
> static void esdhc_set_uhs_signaling(struct sdhci_host *host,
> unsigned int timing)
> {
> + u32 val;
> +
> + /*
> + * There are specific registers setting for HS400 mode.
> + * Clean all of them if controller is in HS400 mode to
> + * exit HS400 mode before re-setting any speed mode.
> + */
> + val = sdhci_readl(host, ESDHC_TBCTL);
> + if (val & ESDHC_HS400_MODE) {
> + val = sdhci_readl(host, ESDHC_SDTIMNGCTL);
> + val &= ~ESDHC_FLW_CTL_BG;
> + sdhci_writel(host, val, ESDHC_SDTIMNGCTL);
> +
> + val = sdhci_readl(host, ESDHC_SDCLKCTL);
> + val &= ~ESDHC_CMD_CLK_CTL;
> + sdhci_writel(host, val, ESDHC_SDCLKCTL);
> +
> + esdhc_clock_enable(host, false);
> + val = sdhci_readl(host, ESDHC_TBCTL);
> + val &= ~ESDHC_HS400_MODE;
> + sdhci_writel(host, val, ESDHC_TBCTL);
> + esdhc_clock_enable(host, true);
> +
> + val = sdhci_readl(host, ESDHC_DLLCFG0);
> + val &= ~(ESDHC_DLL_ENABLE | ESDHC_DLL_FREQ_SEL);
> + sdhci_writel(host, val, ESDHC_DLLCFG0);
> +
> + val = sdhci_readl(host, ESDHC_TBCTL);
> + val &= ~ESDHC_HS400_WNDW_ADJUST;
> + sdhci_writel(host, val, ESDHC_TBCTL);
> +
> + esdhc_tuning_block_enable(host, false);
> + }
> +
> if (timing == MMC_TIMING_MMC_HS400)
> esdhc_tuning_block_enable(host, true);
> else
>
next prev parent reply other threads:[~2020-05-24 19:38 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-22 3:12 [PATCH] mmc: sdhci-of-esdhc: exit HS400 properly before setting any speed mode Yangbo Lu
2020-05-24 19:38 ` Adrian Hunter [this message]
2020-05-25 8:47 ` Ulf Hansson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=fef26f42-02dd-39dd-3c05-61a21c73a2c0@intel.com \
--to=adrian.hunter@intel.com \
--cc=linux-mmc@vger.kernel.org \
--cc=ulf.hansson@linaro.org \
--cc=yangbo.lu@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox