From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C2DBE17A2E3 for ; Thu, 28 Aug 2025 11:01:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756378910; cv=none; b=nbUB+X6ihCWLZzvsqmbWe2waIokjpQMEBpzM7jeVHD26dsPtbiPGdaH9YtMJYe4fkB2CRcdFNHkeJJ+xlstRCrXRuf/9D82+/mV2rEF7f/jy6ZxGShMcSfPaoEoBwix+/1LdN7ULmZX3ALsYWAIZFKwY9oEwmOwrwju/XiOqn20= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756378910; c=relaxed/simple; bh=rIzLB0jFaq1zyL507dHxGg8FNAjcdbbEzFoAW2xyOKI=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=fALICJOXCSjf7S2yrzES5a9KkMaKScwd398vIM/rhokz3G5jEjGWFdazEeesLe46ZMad7l4WrOdwXUQb0kHHMuldxcnLPllKsxQBiWOjwT2rmgPMjnqfGB9wkWw5aS6NX5fgACepeYOoKfSia5C9juH6RgdF2dawsiSmytoxErg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=HK8d0J5S; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="HK8d0J5S" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57SAE6QO007255 for ; Thu, 28 Aug 2025 11:01:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-type:date:from:in-reply-to:message-id:mime-version :references:subject:to; s=qcppdkim1; bh=1me16EcnSUCukrxgcHBWrSlm 42EZs4yV1yoRTh2A1HU=; b=HK8d0J5SfxyHcQDCuMJTR8s0YB5CO628d/x+4e9p Gb3feT4nnT8gyJOQPUrDxyF6pIOpAZA49r23YKY50Kr5gUdHZCJDUh7gbeACD4Ez M5+6iQEUI4zVZbMSqVG4tCLaDgUck7oo3EnmlncVlSP65zznzQRe6eBdHgFubwyA MAyOavOeDZ4FXsS+d3B0r1d9BiycLkjzjeevAgVfi2NFSTAbk729p6J/2Wfco/Rw Cj9e1tWxit+P5cwvEPCwJJ9W6k/+HUtJq3L65nLoYLnXt1m0hECglQLTdoCfkDEo 0MVaIVt4DriEe77MzVWSVjHh8ZorfKYa9qrL9rLA3f6Oog== Received: from mail-ua1-f72.google.com (mail-ua1-f72.google.com [209.85.222.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48tn67g43u-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 28 Aug 2025 11:01:46 +0000 (GMT) Received: by mail-ua1-f72.google.com with SMTP id a1e0cc1a2514c-89018e27cf6so168594241.0 for ; Thu, 28 Aug 2025 04:01:46 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756378905; x=1756983705; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=1me16EcnSUCukrxgcHBWrSlm42EZs4yV1yoRTh2A1HU=; b=l/gqIj0yvTchWhmxakAKncPyedhl727JrTSMmcmU3Y9MByUo6kESnPfxvWTemyc81V rb0UjfW90AA3WF6e5O9HOVmYsFYHJ69w10cFdPVuqCldqHkOm8hsbUrd3TJ+ghoCT3ul VsmqeQphkeQLeVIDxHftZAdtM4CRXqGzkKU5pWiC/E4IBVuB0x7B+8KnbKLYaks3YNdr YSSdP2hJHimdg1k20DQw1GUIsp3OBvMScxLP1jdpEfb1w0lqA6vlYWRoPmda2C1LNJww U+OJflDLrs+FNFtH6kak6Jfhm0ZWHKK0iJg8vpVXvIo5fOw0pV18l6HH46h9QyVtNxgg lizA== X-Forwarded-Encrypted: i=1; AJvYcCX0yn7KHzIwOD/cnpz69bYtHcjSMFgxHt8TK2LGC4V8RojS7TogqU6yljbBw69Sl1CUOBzi7MyxKtg=@vger.kernel.org X-Gm-Message-State: AOJu0YxYvXrrQVN8DbzakoyROuWT2sqC58W0SIXGmKy8J7wWy6W2eO4u 2k6cduaCuwP/MJrXF0gnbSwPCJCh3bduV/uxM7Z1vST0nJNC4vbBLBj3E2LVAba5kJeP6ZiZkV4 KtyZa3ku7RrGEQamJWaRLQ6afb+XbZ2RyXwM97CotvZzefI7JQ4q0cegk9dKWKi0= X-Gm-Gg: ASbGnctTyibHLusJjyrQB3p/ZtIRVaU3W/5ORaxUVSO+FP66VeRirLCQ1AvkPGy13Et sHGz51rRIpEJjVqPi/upvwTaG2SSZNXwwDgLSwcU4epFCWsjdHHjYQP3mGVUtuGKpkOEu6XuQsR xdk5jrDcaSkaUvXRNOUQ+r1A1ogX4dly5DOcQv8V6EDIbTGK1nOx9Ip58TcbSUYNYDvUe+z3ATU 0TL5ElkDDlqWHvgqjvxF2h/QWIsBsa3Wz1asOj15aHzvWCv8zKPxiO95bhj0cxVcPFGPyjM4OJ8 Xq1V4wtQWpALaXcew0dm1RKfaunbPLs53RVGW/PKGvlvugwGkD0VwWdzyybid+gWUabFasTjR4+ B/POGdrO9Bx0H4Ya9VdKnIilCA0+FwPpOv8u4c6Csqg747aGJyVSi X-Received: by 2002:a05:6102:3306:b0:4fd:35ca:6df5 with SMTP id ada2fe7eead31-51d0cbe884fmr6423699137.7.1756378905251; Thu, 28 Aug 2025 04:01:45 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEc+jb+s9qKPN/JCnUMGGuKVIUQOhVIj0EszZaiGONB7yq9VeiWgb02Pqf+jRkNnzG8OrY8vg== X-Received: by 2002:a05:6102:3306:b0:4fd:35ca:6df5 with SMTP id ada2fe7eead31-51d0cbe884fmr6423646137.7.1756378904346; Thu, 28 Aug 2025 04:01:44 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-55f35c8bb19sm3189208e87.73.2025.08.28.04.01.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Aug 2025 04:01:43 -0700 (PDT) Date: Thu, 28 Aug 2025 14:01:41 +0300 From: Dmitry Baryshkov To: Sushrut Shree Trivedi Cc: Wasim Nazir , Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Richard Cochran , kernel@oss.qualcomm.com, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, Viken Dadhaniya , Nirmesh Kumar Singh , Krishna Kurapati , Mohd Ayaan Anwar , Dikshita Agarwal , Monish Chunara , Vishal Kumar Pal , krishna.chundru@oss.qualcomm.com Subject: Re: [PATCH 3/5] arm64: dts: qcom: lemans-evk: Extend peripheral and subsystem support Message-ID: References: <20250826-lemans-evk-bu-v1-0-08016e0d3ce5@oss.qualcomm.com> <20250826-lemans-evk-bu-v1-3-08016e0d3ce5@oss.qualcomm.com> <25ea5786-1005-43e0-8985-04182d018aa0@quicinc.com> Precedence: bulk X-Mailing-List: linux-mmc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <25ea5786-1005-43e0-8985-04182d018aa0@quicinc.com> X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODI4MDA4NSBTYWx0ZWRfX8Q7l6p9tTFxa hW2JH3WXZ6++0gIpcapVOogVvdUewmEz4JiRfK3cbbVh3unQLhR6tH9DASWVu0A0EUk6ayb/VEI 2zwJZ3lvMYq30cinLbHDd/7Vkq34XeODCSP2xioa20Lnr/py4orZ7mCo35epIMVGj1dohhQsGpv usYEsuQNUaGHGZhgD6hjAjC6W/ZDiaUyfwpyod3RKgxj8hWFFkRaNVLKA0JZggV0AWrrLdXIyWl P7cNi6cI2EIDKZVh/vb5p9bvu+r4+LafRtMVzhvpX3532vwDZsvHRAROn9FnboXelEuwM6nNecc d4PQ4O8+S75GLv7W2dIZLMrm/+enN/kDsJBiMx1EkAQpqlq23/FH7L/TKStQxJRqu531kSkPs+g 0GWgFC22 X-Proofpoint-GUID: kZJlGeXtUOC8kDSYAs1H4i6uRiu0TnhZ X-Proofpoint-ORIG-GUID: kZJlGeXtUOC8kDSYAs1H4i6uRiu0TnhZ X-Authority-Analysis: v=2.4 cv=P7c6hjAu c=1 sm=1 tr=0 ts=68b0371b cx=c_pps a=ULNsgckmlI/WJG3HAyAuOQ==:117 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=bO8WyBFqmgISiikzXHoA:9 a=CjuIK1q_8ugA:10 a=1WsBpfsz9X-RYQiigVTh:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-28_03,2025-08-28_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 bulkscore=0 clxscore=1015 impostorscore=0 priorityscore=1501 adultscore=0 phishscore=0 malwarescore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508280085 On Thu, Aug 28, 2025 at 12:05:21PM +0530, Sushrut Shree Trivedi wrote: > > On 8/27/2025 7:05 AM, Dmitry Baryshkov wrote: > > On Tue, Aug 26, 2025 at 11:51:02PM +0530, Wasim Nazir wrote: > > > Enhance the Qualcomm Lemans EVK board file to support essential > > > peripherals and improve overall hardware capabilities, as > > > outlined below: > > > - Enable GPI (Generic Peripheral Interface) DMA-0/1/2 and QUPv3-0/2 > > > controllers to facilitate DMA and peripheral communication. > > > - Add support for PCIe-0/1, including required regulators and PHYs, > > > to enable high-speed external device connectivity. > > > - Integrate the TCA9534 I/O expander via I2C to provide 8 additional > > > GPIO lines for extended I/O functionality. > > > - Enable the USB0 controller in device mode to support USB peripheral > > > operations. > > > - Activate remoteproc subsystems for supported DSPs such as Audio DSP, > > > Compute DSP-0/1 and Generic DSP-0/1, along with their corresponding > > > firmware. > > > - Configure nvmem-layout on the I2C EEPROM to store data for Ethernet > > > and other consumers. > > > - Enable the QCA8081 2.5G Ethernet PHY on port-0 and expose the > > > Ethernet MAC address via nvmem for network configuration. > > > It depends on CONFIG_QCA808X_PHY to use QCA8081 PHY. > > > - Add support for the Iris video decoder, including the required > > > firmware, to enable video decoding capabilities. > > > - Enable SD-card slot on SDHC. > > > > > > Co-developed-by: Viken Dadhaniya > > > Signed-off-by: Viken Dadhaniya > > > Co-developed-by: Sushrut Shree Trivedi > > > Signed-off-by: Sushrut Shree Trivedi > > > Co-developed-by: Nirmesh Kumar Singh > > > Signed-off-by: Nirmesh Kumar Singh > > > Co-developed-by: Krishna Kurapati > > > Signed-off-by: Krishna Kurapati > > > Co-developed-by: Mohd Ayaan Anwar > > > Signed-off-by: Mohd Ayaan Anwar > > > Co-developed-by: Dikshita Agarwal > > > Signed-off-by: Dikshita Agarwal > > > Co-developed-by: Monish Chunara > > > Signed-off-by: Monish Chunara > > > Co-developed-by: Vishal Kumar Pal > > > Signed-off-by: Vishal Kumar Pal > > > Signed-off-by: Wasim Nazir > > > --- > > > arch/arm64/boot/dts/qcom/lemans-evk.dts | 387 ++++++++++++++++++++++++++++++++ > > > 1 file changed, 387 insertions(+) > > > > > > status = "okay"; > > > }; > > > @@ -323,14 +505,196 @@ &mdss0_dp1_phy { > > > status = "okay"; > > > }; > > > +&pcie0 { > > > + perst-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>; > > > + wake-gpios = <&tlmm 0 GPIO_ACTIVE_HIGH>; > > I think Mani has been asking lately to define these GPIOs inside the > > port rather than in the host controller. > > Hi Dmitry, > > For moving these to the port requires changes in the sa8775p.dtsi to change > phys property from controller node to port node. > > Mani is asking to add these for newer platforms like QCS8300 not for > existing one's. Ack, thanks for the explanation. The rest of the quetions are unanswered. -- With best wishes Dmitry