From mboxrd@z Thu Jan 1 00:00:00 1970 From: "H. Peter Anvin" Subject: Re: [v3 PATCH 00/10] x86: Enable User-Mode Instruction Prevention Date: Wed, 25 Jan 2017 12:34:07 -0800 Message-ID: <98393c2c-4d1e-d8bb-b693-ec26ea919a4c@zytor.com> References: <20170125202353.101059-1-ricardo.neri-calderon@linux.intel.com> Mime-Version: 1.0 Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <20170125202353.101059-1-ricardo.neri-calderon@linux.intel.com> Sender: linux-msdos-owner@vger.kernel.org List-ID: Content-Type: text/plain; charset="us-ascii" To: Ricardo Neri , Ingo Molnar , Thomas Gleixner , Andy Lutomirski , Borislav Petkov Cc: Peter Zijlstra , Andrew Morton , Brian Gerst , Chris Metcalf , Dave Hansen , Paolo Bonzini , Liang Z Li , Masami Hiramatsu , Huang Rui , Jiri Slaby , Jonathan Corbet , "Michael S. Tsirkin" , Paul Gortmaker , Vlastimil Babka , Chen Yucong , Alexandre Julliard , Fenghua Yu , Stas Sergeev , "Ravi V. Shankar" , Shuah Khan , linux-kernel@vger.kern On 01/25/17 12:23, Ricardo Neri wrote: > * SMSW returns the value with which the CR0 register is programmed in > head_32/64.S at boot time. This is, the following bits are enabed: > CR0.0 for Protection Enable, CR.1 for Monitor Coprocessor, CR.4 for > Extension Type, which will always be 1 in recent processors with UMIP; > CR.5 for Numeric Error, CR0.16 for Write Protect, CR0.18 for Alignment > Mask. Additionally, in x86_64, CR0.31 for Paging is set. SMSW only returns CR0[15:0], so the reference here to CR0[31:16] seems odd. -hpa