public inbox for linux-mtd@lists.infradead.org
 help / color / mirror / Atom feed
From: Brian Norris <computersforpeace@gmail.com>
To: "Rafał Miłecki" <zajec5@gmail.com>
Cc: "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
	Florian Fainelli <f.fainelli@gmail.com>,
	Hauke Mehrtens <hauke@hauke-m.de>,
	bcm-kernel-feedback-list <bcm-kernel-feedback-list@broadcom.com>,
	Ray Jui <rjui@broadcom.com>,
	"linux-mtd@lists.infradead.org" <linux-mtd@lists.infradead.org>
Subject: Re: [PATCH 5/7] mtd: brcmnand: add bcma driver
Date: Wed, 20 May 2015 11:40:28 -0700	[thread overview]
Message-ID: <20150520184028.GF11598@ld-irv-0074> (raw)
In-Reply-To: <CACna6rzBn3yzzER56aAmk+VPNiMh9ikA3B1YZmMesF=3DWdq+A@mail.gmail.com>

On Wed, May 20, 2015 at 08:39:06AM +0200, Rafał Miłecki wrote:
> On 20 May 2015 at 02:34, Brian Norris <computersforpeace@gmail.com> wrote:
> > On Sun, May 17, 2015 at 05:41:04PM +0200, Hauke Mehrtens wrote:
> >> This driver registers at the bcma bus and drives the NAND core if it
> >> was found on this bus. The bcma bus with this NAND core is used on the
> >> bcm53xx and bcm47xx Northstar SoC with ARM CPU cores. The memory ranges
> >> are automatically detected by bcma and the irq numbers read from device
> >> tree by bcma bus driver.
> >
> > If you're going to use device tree for part of it (IRQs) why not the
> > whole thing?
> >
> >> This is based on the iproc driver.
> >
> > This looks like you could probably get by with just using iproc_nand.c
> > as-is. The main NAND core is apparently MMIO-accessible on your chips,
> > so aren't the BCMA bits you're touching also?
> 
> That's right, in case of SoCs cores are MMIO-accessible, however I see
> few reasons for writing this driver as bcma based:
> 1) MMIO access isn't available for bcma bus /hosted/ on PCIe devices.
> By using bcma layer we write generic drivers.

I strongly doubt that this NAND core is ever put on a PCIe endpoint.

> 2) bcma detects cores and their MMIO addresses automatically, if we
> are a bit lazy, it's easier to use it rather than keep hardcoding all
> addresses

Laziness is a pretty bad excuse. You already have to do 60% of the work
by putting the IRQs and base NAND register range into the device tree.
Finding those remaining two register addresses is not so hard.

> 3) There are some dependencies in cores initialization, e.g.
> ChipCommon core usually has to be initialized first

Are you aware of any important dependencies? Isn't it safe to assume
that the ChipCommon core would have to be initialized way before any
peripherals?

> 4) bcma provides some helpers like bcma_core_enable so we don't have
> to duplicate it in driver code

I don't see why we need to reset/re-enable the NAND core in the kernel
at all, but if we do, this is touching the exact same registers as
iproc_nand.c is already. So it makes sense to *share* that code, and do
the same thing on both Cygnus and Northstar, etc. (And no, Cygnus can't
convert to BCMA, so we can't do 100% sharing either way.)

> That said, I'm for using bcma layer, even if there is some small DT
> involvement already.

For any reasons besides the above? Cause I'm still not convinced we need
a BCMA driver at all.

Brian

  reply	other threads:[~2015-05-20 18:40 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-05-17 15:40 [PATCH 0/7] mtd: brcmnand: add support for NAND core on bcma bus Hauke Mehrtens
2015-05-17 15:41 ` [PATCH 1/7] mtd: brcmnand: remove double new line from print Hauke Mehrtens
2015-05-18 18:09   ` Brian Norris
2015-05-17 15:41 ` [PATCH 2/7] mtd: brcmnand: do not make local variable static Hauke Mehrtens
2015-05-18 18:13   ` Brian Norris
2015-05-17 15:41 ` [PATCH 3/7] mtd: brcmnand: use struct device and not platform_device Hauke Mehrtens
2015-05-17 15:41 ` [PATCH 4/7] mtd: brcmnand: add methods to register struct device Hauke Mehrtens
2015-05-17 15:41 ` [PATCH 5/7] mtd: brcmnand: add bcma driver Hauke Mehrtens
2015-05-20  0:34   ` Brian Norris
2015-05-20  6:39     ` Rafał Miłecki
2015-05-20 18:40       ` Brian Norris [this message]
2015-05-20 22:10         ` Hauke Mehrtens
2015-05-20 22:48           ` Ray Jui
2015-05-21  7:51         ` Rafał Miłecki
2015-05-27  0:18           ` Brian Norris
2015-05-27 22:18             ` Hauke Mehrtens
2015-05-17 15:41 ` [PATCH 6/7] mtd: brcmnand: run bcm47xxpart part parser in addition Hauke Mehrtens
2015-05-17 16:05   ` Jonas Gorski
2015-05-17 16:14     ` Hauke Mehrtens
2015-05-17 15:41 ` [PATCH 7/7] ARM: BCM5301X: add NAND flash chip description Hauke Mehrtens

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20150520184028.GF11598@ld-irv-0074 \
    --to=computersforpeace@gmail.com \
    --cc=bcm-kernel-feedback-list@broadcom.com \
    --cc=devicetree@vger.kernel.org \
    --cc=f.fainelli@gmail.com \
    --cc=hauke@hauke-m.de \
    --cc=linux-mtd@lists.infradead.org \
    --cc=rjui@broadcom.com \
    --cc=zajec5@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox