From: Boris Brezillon <boris.brezillon@free-electrons.com>
To: Mika Westerberg <mika.westerberg@linux.intel.com>,
Cyrille Pitchen <cyrille.pitchen@atmel.com>,
Marek Vasut <marek.vasut@gmail.com>
Cc: Lee Jones <lee.jones@linaro.org>,
linux-mtd@lists.infradead.org,
Richard Weinberger <richard@nod.at>,
Brian Norris <computersforpeace@gmail.com>,
David Woodhouse <dwmw2@infradead.org>,
Peter Tyser <ptyser@xes-inc.com>,
key.seong.lim@intel.com, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 0/3] spi-nor: Add support for Intel SPI serial flash controller
Date: Sat, 19 Nov 2016 09:03:52 +0100 [thread overview]
Message-ID: <20161119090352.062e00c9@bbrezillon> (raw)
In-Reply-To: <20161119073546.GA1446@lahna.fi.intel.com>
On Sat, 19 Nov 2016 09:35:46 +0200
Mika Westerberg <mika.westerberg@linux.intel.com> wrote:
> On Fri, Nov 18, 2016 at 07:04:26PM +0000, Lee Jones wrote:
> > On Mon, 14 Nov 2016, Mika Westerberg wrote:
> >
> > > This is fifth version of the series. You can find the previous versions
> > > archived on:
> > >
> > > v4: https://lwn.net/Articles/703773/
> > > v3: https://lwn.net/Articles/697231/
> > > v2: http://lists.infradead.org/pipermail/linux-mtd/2016-June/068277.html
> > > v1: https://lkml.org/lkml/2016/6/14/269
> > >
> > > This patch series adds support for the Intel SPI serial flash controller
> > > found on many recent Intel CPUs including Baytrail and Braswell. This
> > > driver makes it possible to access the BIOS and other platform data which
> > > is stored on the SPI serial flash. It is also possible to upgrade the BIOS
> > > using this driver if it has not been protected by special hardware bits.
> > >
> > > The patch [1/3] includes documentation how to upgrade BIOS on MinnowBoard
> > > MAX.
> > >
> > > Since poking the SPI serial flash can brick the machine, this driver can
> > > only be enabled when CONFIG_EXPERT=y and even then it will remain read-only
> > > unless instructed othwerwise by module parameter.
> > >
> > > Changes from v4:
> > > * Use INTEL_SPI_FIFO_SZ instead of hard coded value of 64 bytes
> > > * Don't increment i inside call to FDATA() macro
> > > * Check nor->read_opcode in intel_spi_read() and return
> > > -EINVAL if not supported. We may add SFDP support later on.
> > >
> > > Changes from v3:
> > > * Added ACKs from Lee Jones.
> > > * Use bus instead of dev->bus in PCI accesses
> > >
> > > Changes from v2:
> > > * Rebased on top of v4.8-rc2
> > > * Updated intel_spi_read/write() according spi-nor core changes which
> > > drops retlen parameter and returns number of bytes read/written.
> > >
> > > Changes from v1:
> > > * Older hardware does not support 64k erase command so added erase_64k
> > > flag which is set only for Broxton (BXT).
> > > * Fix protection range offset for Broxton. Now there is ispi->pregs
> > > pointing to the start of the protection registers.
> > > * Change naming of constants from BCR_BYT -> BYT_BCR and so on.
> > > * Drop lpc_ich_finalize_spi_cell() and initialize cell directly in
> > > lpc_ich_init_spi().
> > > * Use info->type in switch in lpc_ich_init_spi().
> > > * Add defines for magic numbers used in lpc_ich_init_spi().
> > > * Use PLATFORM_DEVID_NONE with mfd_add_devices().
> > >
> > > Mika Westerberg (3):
> > > spi-nor: Add support for Intel SPI serial flash controller
> > > mfd: lpc_ich: Add support for SPI serial flash host controller
> > > mfd: lpc_ich: Add support for Intel Apollo Lake SoC
> >
> > What's the plan for this set?
>
> I was hoping to get this merged via MTD tree but I haven't got much
> comments from the maintainers. No idea if anyone is going to take this :-(
Marek, Cyrille, can you take a look?
next prev parent reply other threads:[~2016-11-19 8:04 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-11-14 10:24 [PATCH v5 0/3] spi-nor: Add support for Intel SPI serial flash controller Mika Westerberg
2016-11-14 10:24 ` [PATCH v5 1/3] " Mika Westerberg
2016-11-21 14:26 ` Cyrille Pitchen
2016-11-25 17:26 ` Marek Vasut
2016-11-14 10:24 ` [PATCH v5 2/3] mfd: lpc_ich: Add support for SPI serial flash host controller Mika Westerberg
2016-11-25 17:28 ` Marek Vasut
2016-11-14 10:24 ` [PATCH v5 3/3] mfd: lpc_ich: Add support for Intel Apollo Lake SoC Mika Westerberg
2016-11-25 17:29 ` Marek Vasut
2016-11-18 19:04 ` [PATCH v5 0/3] spi-nor: Add support for Intel SPI serial flash controller Lee Jones
2016-11-19 7:35 ` Mika Westerberg
2016-11-19 8:03 ` Boris Brezillon [this message]
2016-11-21 10:51 ` Lee Jones
2016-11-22 10:20 ` Cyrille Pitchen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161119090352.062e00c9@bbrezillon \
--to=boris.brezillon@free-electrons.com \
--cc=computersforpeace@gmail.com \
--cc=cyrille.pitchen@atmel.com \
--cc=dwmw2@infradead.org \
--cc=key.seong.lim@intel.com \
--cc=lee.jones@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=marek.vasut@gmail.com \
--cc=mika.westerberg@linux.intel.com \
--cc=ptyser@xes-inc.com \
--cc=richard@nod.at \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).