From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail.free-electrons.com ([62.4.15.54]) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1d5TgL-00036i-30 for linux-mtd@lists.infradead.org; Tue, 02 May 2017 09:01:18 +0000 Date: Tue, 2 May 2017 11:00:45 +0200 From: Boris Brezillon To: Alexander Couzens Cc: linux-mtd@lists.infradead.org, Richard Weinberger Subject: Re: [PATCH 3/3][v3] mtd: nand: davinci: set ECC algorithm explicitly for HW based ECC Message-ID: <20170502110045.29cb9121@bbrezillon> In-Reply-To: <20170502081323.3138-4-lynxis@fe80.eu> References: <20170313074641.28b383e7@bbrezillon> <20170502081323.3138-1-lynxis@fe80.eu> <20170502081323.3138-4-lynxis@fe80.eu> MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit List-Id: Linux MTD discussion mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , On Tue, 2 May 2017 10:13:23 +0200 Alexander Couzens wrote: > Required to set the ooblayout based on the algorithm. Not strictly required if you take my comment into account (see my reply to patch 2). This being said, it's always to have this kind of information, I'll just have to check if it doesn't conflict with Masahiro's patches. > > Signed-off-by: Alexander Couzens > --- > drivers/mtd/nand/davinci_nand.c | 4 +++- > 1 file changed, 3 insertions(+), 1 deletion(-) > > diff --git a/drivers/mtd/nand/davinci_nand.c b/drivers/mtd/nand/davinci_nand.c > index 27fa8b87cd5f..9e5167496ce1 100644 > --- a/drivers/mtd/nand/davinci_nand.c > +++ b/drivers/mtd/nand/davinci_nand.c > @@ -760,11 +760,13 @@ static int nand_davinci_probe(struct platform_device *pdev) > info->chip.ecc.hwctl = nand_davinci_hwctl_4bit; > info->chip.ecc.bytes = 10; > info->chip.ecc.options = NAND_ECC_GENERIC_ERASED_CHECK; > - } else { > + info->chip.ecc.algo = NAND_ECC_BCH; > + } else { /* 1bit ecc hamming */ Please put this comment on the next line. > info->chip.ecc.calculate = nand_davinci_calculate_1bit; > info->chip.ecc.correct = nand_davinci_correct_1bit; > info->chip.ecc.hwctl = nand_davinci_hwctl_1bit; > info->chip.ecc.bytes = 3; > + info->chip.ecc.algo = NAND_ECC_HAMMING; > } > info->chip.ecc.size = 512; > info->chip.ecc.strength = pdata->ecc_bits;