public inbox for linux-mtd@lists.infradead.org
 help / color / mirror / Atom feed
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Boris Brezillon <boris.brezillon@bootlin.com>
Cc: Miquel Raynal <miquel.raynal@free-electrons.com>,
	Boris Brezillon <boris.brezillon@free-electrons.com>,
	Richard Weinberger <richard@nod.at>,
	David Woodhouse <dwmw2@infradead.org>,
	Brian Norris <computersforpeace@gmail.com>,
	Marek Vasut <marek.vasut@gmail.com>,
	Cyrille Pitchen <cyrille.pitchen@wedev4u.fr>,
	linux-mtd@lists.infradead.org, Han Xu <han.xu@nxp.com>
Subject: Re: [PATCH v2 1/2] mtd: nand: Check ONFI timings have been acked by the chip
Date: Tue, 20 Feb 2018 09:57:07 +0100	[thread overview]
Message-ID: <20180220095707.4acf301e@xps13> (raw)
In-Reply-To: <20180212133605.0d8b0041@bbrezillon>

Hi Boris,

On Mon, 12 Feb 2018 13:36:05 +0100, Boris Brezillon
<boris.brezillon@bootlin.com> wrote:

> On Fri, 19 Jan 2018 10:25:46 +0100
> Miquel Raynal <miquel.raynal@free-electrons.com> wrote:
> 
> > Choosing ONFI timings when ->onfi_set/get_features() calls are supported
> > by the NAND chip is a matter of reading the chip's ONFI parameter page
> > and telling the chip the chosen mode (between all of the supported ones)
> > with ->onfi_set_feature().
> > 
> > Add a check on whether the chip "acked" the timing mode or not.
> > 
> > This can be a problem for NAND chips that do not follow entirely the
> > ONFI specification. These chips actually support other modes than
> > "mode 0", but do not update the parameter page once a timing mode has
> > been selected. This issue will be addressed in another patch that will
> > add the feature to overwrite NAND chips features within the parameter
> > page, from the NAND chip driver.
> > 
> > Signed-off-by: Miquel Raynal <miquel.raynal@free-electrons.com>
> > ---
> >  drivers/mtd/nand/nand_base.c | 41 ++++++++++++++++++++++++++++++++++-------
> >  1 file changed, 34 insertions(+), 7 deletions(-)
> > 
> > diff --git a/drivers/mtd/nand/nand_base.c b/drivers/mtd/nand/nand_base.c
> > index 96c97588e1ba..e209a65a17e0 100644
> > --- a/drivers/mtd/nand/nand_base.c
> > +++ b/drivers/mtd/nand/nand_base.c
> > @@ -1231,15 +1231,47 @@ static int nand_setup_data_interface(struct nand_chip *chip, int chipnr)
> >  			chip->onfi_timing_mode_default,
> >  		};
> >  
> > +		chip->select_chip(mtd, chipnr);
> >  		ret = chip->onfi_set_features(mtd, chip,
> >  				ONFI_FEATURE_ADDR_TIMING_MODE,
> >  				tmode_param);
> > +		chip->select_chip(mtd, -1);
> >  		if (ret)
> > -			goto err;
> > +			return ret;
> >  	}
> >  
> >  	ret = chip->setup_data_interface(mtd, chipnr, &chip->data_interface);
> > -err:
> > +	if (ret)
> > +		return ret;
> > +
> > +	if (chip->onfi_version &&
> > +	    (le16_to_cpu(chip->onfi_params.opt_cmd) &
> > +	     ONFI_OPT_CMD_SET_GET_FEATURES)) {
> > +		u8 tmode_param[ONFI_SUBFEATURE_PARAM_LEN] = {};
> > +
> > +		chip->select_chip(mtd, chipnr);
> > +		ret = chip->onfi_get_features(mtd, chip,
> > +					      ONFI_FEATURE_ADDR_TIMING_MODE,
> > +					      tmode_param);
> > +		chip->select_chip(mtd, -1);
> > +		if (ret)
> > +			goto err_reset_chip;
> > +
> > +		if (tmode_param[0] != chip->onfi_timing_mode_default) {
> > +			pr_warn("timings mode %d not acknowledged by the NAND chip\n",
> > +				chip->onfi_timing_mode_default);
> > +			goto err_reset_chip;
> > +		}
> > +	}
> > +
> > +	return 0;
> > +
> > +err_reset_chip:
> > +	onfi_fill_data_interface(chip, NAND_SDR_IFACE, 0);
> > +	chip->select_chip(mtd, chipnr);
> > +	nand_reset_op(chip);
> > +	chip->select_chip(mtd, -1);
> > +
> >  	return ret;
> >  }
> >  
> > @@ -2738,10 +2770,8 @@ int nand_reset(struct nand_chip *chip, int chipnr)
> >  	if (ret)
> >  		return ret;
> >  
> > -	chip->select_chip(mtd, chipnr);
> >  	chip->data_interface = saved_data_intf;
> >  	ret = nand_setup_data_interface(chip, chipnr);
> > -	chip->select_chip(mtd, -1);
> >  	if (ret)
> >  		return ret;
> >  
> > @@ -6571,10 +6601,7 @@ int nand_scan_tail(struct mtd_info *mtd)
> >  
> >  	/* Enter fastest possible mode on all dies. */
> >  	for (i = 0; i < chip->numchips; i++) {
> > -		chip->select_chip(mtd, i);
> >  		ret = nand_setup_data_interface(chip, i);
> > -		chip->select_chip(mtd, -1);  
> 
> Can you split this patch in 2: one that moves the ->select_chip() calls
> to nand_setup_data_interface() and a second one that calls
> ->get_features() to make sure the new timing mode has been applied.  

Done. I will send a new series with these patches plus the one that
simplify GPMI timings derivation (untouched).

Thanks,
Miquèl

-- 
Miquel Raynal, Bootlin (formerly Free Electrons)
Embedded Linux and Kernel engineering
http://bootlin.com

  reply	other threads:[~2018-02-20  8:57 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-01-19  9:25 [PATCH v2 0/2] Migrate the GPMI driver to use NAND core timings Miquel Raynal
2018-01-19  9:25 ` [PATCH v2 1/2] mtd: nand: Check ONFI timings have been acked by the chip Miquel Raynal
2018-02-12 12:36   ` Boris Brezillon
2018-02-20  8:57     ` Miquel Raynal [this message]
2018-01-19  9:25 ` [PATCH v2 2/2] mtd: nand: gpmi: Support ->setup_data_interface() Miquel Raynal
2018-01-19 10:19   ` Miquel Raynal

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180220095707.4acf301e@xps13 \
    --to=miquel.raynal@bootlin.com \
    --cc=boris.brezillon@bootlin.com \
    --cc=boris.brezillon@free-electrons.com \
    --cc=computersforpeace@gmail.com \
    --cc=cyrille.pitchen@wedev4u.fr \
    --cc=dwmw2@infradead.org \
    --cc=han.xu@nxp.com \
    --cc=linux-mtd@lists.infradead.org \
    --cc=marek.vasut@gmail.com \
    --cc=miquel.raynal@free-electrons.com \
    --cc=richard@nod.at \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox