From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail.bootlin.com ([62.4.15.54]) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1fAIa1-0002pK-1t for linux-mtd@lists.infradead.org; Sun, 22 Apr 2018 17:15:18 +0000 Date: Sun, 22 Apr 2018 19:14:50 +0200 From: Boris Brezillon To: thor.thayer@linux.intel.com Cc: marek.vasut@gmail.com, dwmw2@infradead.org, computersforpeace@gmail.com, richard@nod.at, linux-mtd@lists.infradead.org Subject: Re: [PATCH] mtd: spi-nor: Add Micron MT25QU02 support Message-ID: <20180422191450.58d76abb@bbrezillon> In-Reply-To: <1522955569-19927-1-git-send-email-thor.thayer@linux.intel.com> References: <1522955569-19927-1-git-send-email-thor.thayer@linux.intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit List-Id: Linux MTD discussion mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , On Thu, 5 Apr 2018 14:12:49 -0500 thor.thayer@linux.intel.com wrote: > From: Thor Thayer > > Add support for a new Micron 2Gb Flash memory part. > Datasheet is available: mt25q_qlkt_l_02g_cbb_0.pdf > > Testing was done on a Stratix10 SoCFPGA Development Kit. > > Reported-by: Sujith Chidurala > Tested-by: Paul Kim > Signed-off-by: Thor Thayer Applied to spi-nor/next. Thanks, Boris > --- > drivers/mtd/spi-nor/spi-nor.c | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c > index 5bfa36e95f35..8b459766a4ca 100644 > --- a/drivers/mtd/spi-nor/spi-nor.c > +++ b/drivers/mtd/spi-nor/spi-nor.c > @@ -1087,6 +1087,7 @@ static const struct flash_info spi_nor_ids[] = { > { "n25q512ax3", INFO(0x20ba20, 0, 64 * 1024, 1024, SECT_4K | USE_FSR | SPI_NOR_QUAD_READ) }, > { "n25q00", INFO(0x20ba21, 0, 64 * 1024, 2048, SECT_4K | USE_FSR | SPI_NOR_QUAD_READ | NO_CHIP_ERASE) }, > { "n25q00a", INFO(0x20bb21, 0, 64 * 1024, 2048, SECT_4K | USE_FSR | SPI_NOR_QUAD_READ | NO_CHIP_ERASE) }, > + { "mt25qu02g", INFO(0x20bb22, 0, 64 * 1024, 4096, SECT_4K | USE_FSR | SPI_NOR_QUAD_READ | NO_CHIP_ERASE) }, > > /* PMC */ > { "pm25lv512", INFO(0, 0, 32 * 1024, 2, SECT_4K_PMC) },