From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail.bootlin.com ([62.4.15.54]) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1gYvxY-0002eF-AL for linux-mtd@lists.infradead.org; Mon, 17 Dec 2018 16:41:37 +0000 Date: Mon, 17 Dec 2018 17:41:14 +0100 From: Miquel Raynal To: Naga Sureshkumar Relli Cc: Boris Brezillon , "robh@kernel.org" , "richard@nod.at" , "linux-kernel@vger.kernel.org" , "marek.vasut@gmail.com" , "linux-mtd@lists.infradead.org" , "nagasuresh12@gmail.com" , Michal Simek , "computersforpeace@gmail.com" , "dwmw2@infradead.org" Subject: Re: [LINUX PATCH v12 3/3] mtd: rawnand: arasan: Add support for Arasan NAND Flash Controller Message-ID: <20181217174114.24196d17@xps13> In-Reply-To: References: <1541739641-17789-1-git-send-email-naga.sureshkumar.relli@xilinx.com> <20181118204324.373ca9cc@bbrezillon> <20181119090246.49060019@bbrezillon> <20181120120244.7d2442b5@bbrezillon> <20181120133624.3fa4742d@xps13> <20181212091135.1d0cc9a6@xps13> <20181212100931.149b0cac@xps13> <20181212141825.69711c57@xps13> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable List-Id: Linux MTD discussion mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Hi Naga, [...] > Inserted biterror @ 48/7 > Successfully corrected 25 bit errors per subpage > Inserted biterror @ 50/7 > ECC failure, invalid data despite read success > root@xilinx-zc1751-dc2-2018_1:~# >=20 > But even in this case also, driver is saying ECC failure but read success. > That means controller is able to detect errors on read page up to 24 bit = only. > After that there is no way to say to the upper layers that the page is ba= d because of the limitation in the controller. This is more than a "limitation", the design is broken. I am not sure how to support such controller, and I am not sure if we even want to. > Could you please suggest any alternative to report the errors in that cas= e? Shall we support the controller without the hw ECC engine? Boris, any thoughts? Thanks, Miqu=C3=A8l