From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Olga Kitaina <okitain@gmail.com>
Cc: linux-mtd@lists.infradead.org
Subject: Re: [PATCH] mtd: rawnand: arasan: Fix clock rate in NV-DDR
Date: Mon, 29 Nov 2021 09:55:59 +0100 [thread overview]
Message-ID: <20211129095559.01aa63a6@xps13> (raw)
In-Reply-To: <20211127180758.30884-1-okitain@gmail.com>
Hi Olga,
Please add all the MTD maintainers in copy, as requested by
get_maintainers.pl.
okitain@gmail.com wrote on Sat, 27 Nov 2021 21:07:58
+0300:
> According to the Arasan NAND controller spec,
> the flash clock rate for SDR must be <= 100 MHz,
> while for NV-DDR it must be the same as the rate
> of the CLK line for the mode.
I completely missed that, where did you get the information?
> The driver previously always set 100 MHz for NV-DDR, which
> would result in incorrect behavior for NV-DDR modes 0-4.
>
> The appropriate clock rate can be calculated
> from the NV-DDR timing parameters as 1/tCK, or for rates
> measured in picoseconds, 10^12 / nand_nvddr_timings->tCK_min.
>
You need a couple of Fixes + Cc: stable tags here, otherwise the
patch looks good to me.
> Signed-off-by: Olga Kitaina <okitain@gmail.com>
> ---
> drivers/mtd/nand/raw/arasan-nand-controller.c | 8 +++++++-
> 1 file changed, 7 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/mtd/nand/raw/arasan-nand-controller.c b/drivers/mtd/nand/raw/arasan-nand-controller.c
> index 53bd10738418..ed4ee9942441 100644
> --- a/drivers/mtd/nand/raw/arasan-nand-controller.c
> +++ b/drivers/mtd/nand/raw/arasan-nand-controller.c
> @@ -18,6 +18,7 @@
> #include <linux/gpio/consumer.h>
> #include <linux/interrupt.h>
> #include <linux/iopoll.h>
> +#include <linux/math64.h>
> #include <linux/module.h>
> #include <linux/mtd/mtd.h>
> #include <linux/mtd/partitions.h>
> @@ -1043,7 +1044,12 @@ static int anfc_setup_interface(struct nand_chip *chip, int target,
> DQS_BUFF_SEL_OUT(dqs_mode);
> }
>
> - anand->clk = ANFC_XLNX_SDR_DFLT_CORE_CLK;
> + if (nand_interface_is_sdr)
> + anand->clk = ANFC_XLNX_SDR_DFLT_CORE_CLK;
> + else
> + /* ONFI timings are defined in picoseconds */
> + anand->clk = div_u64((u64)NSEC_PER_SEC * 1000,
> + conf->timings.nvddr.tCK_min);
>
> /*
> * Due to a hardware bug in the ZynqMP SoC, SDR timing modes 0-1 work
>
> base-commit: f53d4c109a666bf1a4883b45d546fba079258717
Thanks,
Miquèl
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
next prev parent reply other threads:[~2021-11-29 8:57 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-27 18:07 [PATCH] mtd: rawnand: arasan: Fix clock rate in NV-DDR Olga Kitaina
2021-11-29 8:55 ` Miquel Raynal [this message]
2021-11-29 18:06 ` Olga Kitaina
2021-11-30 7:20 ` Miquel Raynal
2021-11-30 20:08 ` Olga Kitaina
2021-12-01 8:09 ` Miquel Raynal
2021-12-01 8:16 ` Michal Simek
2022-01-25 11:16 ` Amit Kumar Kumar Mahapatra
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211129095559.01aa63a6@xps13 \
--to=miquel.raynal@bootlin.com \
--cc=linux-mtd@lists.infradead.org \
--cc=okitain@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox