* Brownouts
@ 2001-04-27 11:29 Chris Read
2001-04-27 14:36 ` Brownouts Vipin Malik
0 siblings, 1 reply; 2+ messages in thread
From: Chris Read @ 2001-04-27 11:29 UTC (permalink / raw)
To: 'mtd@infradead.org'
As a follow up to my earlier message:
I am currently working with Intel B3 parts. The datasheet makes no specific
mention of any built in brownout detection. However, there are a set of
timings for the reset line. Specifically, it states that it may take up to
22us to reset the internal state machine during an erase or write cycle
after the reset pin is asserted. My interpretation of this, in the absence
of any explicit information, is that whilst erasing or programming, the
reset line must be asserted a minimum of 22us before the power supply falls
below the chip's minVcc specification, otherwise the results are
undefined.....and we all know what that can mean.
Any thoughts/experiences?
To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: Brownouts
2001-04-27 11:29 Brownouts Chris Read
@ 2001-04-27 14:36 ` Vipin Malik
0 siblings, 0 replies; 2+ messages in thread
From: Vipin Malik @ 2001-04-27 14:36 UTC (permalink / raw)
To: chris.read@activesilicon.co.uk; +Cc: 'mtd@infradead.org'
Chris Read wrote:
> As a follow up to my earlier message:
>
> I am currently working with Intel B3 parts. The datasheet makes no specific
> mention of any built in brownout detection. However, there are a set of
> timings for the reset line. Specifically, it states that it may take up to
> 22us to reset the internal state machine during an erase or write cycle
> after the reset pin is asserted. My interpretation of this, in the absence
> of any explicit information, is that whilst erasing or programming, the
> reset line must be asserted a minimum of 22us before the power supply falls
> below the chip's minVcc specification, otherwise the results are
> undefined.....and we all know what that can mean.
>
> Any thoughts/experiences?
IMHO, you'r reading too much into the spec.
If this was my design, based on this spec that you posted, I would be happy
with this 22 us of power *up* reset. There is usually nothing to worry about
power down reset *for the flash chip*. Of course, you may want your processor
to be in reset when VCC falls out of spec to prevent it from misbehaving.
All IMHO.
Vipin
>
>
> To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org
To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2001-04-27 14:34 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2001-04-27 11:29 Brownouts Chris Read
2001-04-27 14:36 ` Brownouts Vipin Malik
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox