* BCH for NAND ECC
@ 2008-06-03 22:50 Andrew E. Mileski
0 siblings, 0 replies; only message in thread
From: Andrew E. Mileski @ 2008-06-03 22:50 UTC (permalink / raw)
To: linux-mtd
Is anyone looking at BCH for NAND ECC? If so, I'll let the experts have
at it.
Otherwise...
I can't really find any examples for NAND usage, and am inching my way
through the theory.
Am I correct in that BCH(2096, 2048, 9) would do for 4 correctable
errors in a 256 byte block? Assuming I understand any of it, that would
be 6 bytes of ECC per block.
--
Andrew E. Mileski
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2008-06-03 22:52 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2008-06-03 22:50 BCH for NAND ECC Andrew E. Mileski
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox