public inbox for linux-mtd@lists.infradead.org
 help / color / mirror / Atom feed
* Question on how NAND flash BBT is stored in the chip
@ 2008-10-16 14:35 Rutger Hofman
       [not found] ` <7ccead5b0810170027h677520dav1ea09079175b93fe@mail.gmail.com>
  0 siblings, 1 reply; 2+ messages in thread
From: Rutger Hofman @ 2008-10-16 14:35 UTC (permalink / raw)
  To: linux-mtd

Good afternoon list,

I have a question how the BBT (bad block table) is stored in MTD NAND 
devices. I googled for a while, and browsed the code, but I am still not 
sure.

The question:
Is the BBT stored/retrieved using a spare layout? Is ECC 
generation/correction done for it?

This question derives from the question above: is the BBT marker pattern 
stored within a spare layout (with slots for ECC, bad block markers 
etc)? Or is it written verbatim (raw and unmangled) into the spare area?

If no ECC is used for the BBT, is that for a reason?

Thanks for the information,

Rutger Hofman
VU Amsterdam

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2008-10-17 11:29 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2008-10-16 14:35 Question on how NAND flash BBT is stored in the chip Rutger Hofman
     [not found] ` <7ccead5b0810170027h677520dav1ea09079175b93fe@mail.gmail.com>
2008-10-17 11:30   ` Rutger Hofman

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox