public inbox for linux-mtd@lists.infradead.org
 help / color / mirror / Atom feed
* MTD on intel 28F320B3 flash memory
@ 2000-11-16 23:59 Peter De Schrijver
  2000-11-17  1:23 ` David Woodhouse
  2000-11-17  8:44 ` Nick Ivanter
  0 siblings, 2 replies; 8+ messages in thread
From: Peter De Schrijver @ 2000-11-16 23:59 UTC (permalink / raw)
  To: mtd

Hi,

Is this type of flash memory supported ? It seems to use the standard 
intel/sharp command set (command set #3), although it's not fully CFI 
compliant.

Thanks,

Peter.



To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: MTD on intel 28F320B3 flash memory
  2000-11-16 23:59 MTD on intel 28F320B3 flash memory Peter De Schrijver
@ 2000-11-17  1:23 ` David Woodhouse
  2000-11-17  8:44 ` Nick Ivanter
  1 sibling, 0 replies; 8+ messages in thread
From: David Woodhouse @ 2000-11-17  1:23 UTC (permalink / raw)
  To: Peter De Schrijver; +Cc: mtd


Your From address is broken.

On Fri, 17 Nov 2000, Peter De Schrijver wrote:

> Is this type of flash memory supported ? It seems to use the standard
> intel/sharp command set (command set #3), although it's not fully CFI
> compliant.

We only explicitly support the Intel 'Extended' command set. But IIRC the
'Standard' command set is almost identical, apart from some operations
which we don't support yet anyway.

Try making it use the cfi_cmdset_0001 code and see what happens.

-- 
dwmw2




To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: MTD on intel 28F320B3 flash memory
  2000-11-16 23:59 MTD on intel 28F320B3 flash memory Peter De Schrijver
  2000-11-17  1:23 ` David Woodhouse
@ 2000-11-17  8:44 ` Nick Ivanter
  2000-11-17 13:59   ` Mike Hill
  1 sibling, 1 reply; 8+ messages in thread
From: Nick Ivanter @ 2000-11-17  8:44 UTC (permalink / raw)
  To: Peter De Schrijver; +Cc: mtd

Are you sure it's not CFI complaint?
I've been working with 28F640 which is CFI complaint and
is detected and operated by the existing code fairly well.
I believe the only difference between 28F640 and 28F320 is
that the latter is smaller. They are even described in a
single datasheet.

Nick

Peter De Schrijver wrote:

> Hi,
>
> Is this type of flash memory supported ? It seems to use the standard
> intel/sharp command set (command set #3), although it's not fully CFI
> compliant.
>
> Thanks,
>
> Peter.
>
> To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org



To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: MTD on intel 28F320B3 flash memory
  2000-11-17  8:44 ` Nick Ivanter
@ 2000-11-17 13:59   ` Mike Hill
  2000-11-17 14:18     ` David Woodhouse
  0 siblings, 1 reply; 8+ messages in thread
From: Mike Hill @ 2000-11-17 13:59 UTC (permalink / raw)
  To: mtd; +Cc: mtd

The CFI code will not work with this chip without modification.

The 28F320B3 is a BOOT BLOCK flash part.  It contains Eight 8K regions and
63 64K regions.  The CFI code assumes that all regions are of the same size.
I am currently using this part in a design.  To get around this problem, I
changed the CFI code to treat the 8K regions as a single 64K region.

-Mike

----- Original Message -----
From: "Nick Ivanter" <nick@auriga.ru>
To: "Peter De Schrijver" <p2@portablue.linux-apollo.org>
Cc: <mtd@infradead.org>
Sent: Friday, November 17, 2000 3:44 AM
Subject: Re: MTD on intel 28F320B3 flash memory


> Are you sure it's not CFI complaint?
> I've been working with 28F640 which is CFI complaint and
> is detected and operated by the existing code fairly well.
> I believe the only difference between 28F640 and 28F320 is
> that the latter is smaller. They are even described in a
> single datasheet.
>
> Nick
>
> Peter De Schrijver wrote:
>
> > Hi,
> >
> > Is this type of flash memory supported ? It seems to use the standard
> > intel/sharp command set (command set #3), although it's not fully CFI
> > compliant.
> >
> > Thanks,
> >
> > Peter.
> >
> > To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org
>
>
>
> To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org



To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: MTD on intel 28F320B3 flash memory
  2000-11-17 13:59   ` Mike Hill
@ 2000-11-17 14:18     ` David Woodhouse
  2000-11-17 16:23       ` Nicolas Pitre
  0 siblings, 1 reply; 8+ messages in thread
From: David Woodhouse @ 2000-11-17 14:18 UTC (permalink / raw)
  To: Mike Hill; +Cc: mtd


mhill@bustech.com said:
>  The 28F320B3 is a BOOT BLOCK flash part.  It contains Eight 8K
> regions and 63 64K regions.  The CFI code assumes that all regions are
> of the same size. I am currently using this part in a design.  To get
> around this problem, I changed the CFI code to treat the 8K regions as
> a single 64K region. 

I think that's the correct way do do things. I don't think the MTD layer 
needs to handle variable erase sizes within a single MTD partition. Either 
your CFI driver registers a single device with 64K erasesize, or it 
registers two devices, one with 8K erasesize and the remainder with 64K 
erasesize.

I can't think of any situation in which you'd want to _use_ the multiple 
erasesize without actually using the boot blocks for a separate purpose to 
the remainder of the flash, in which case they should be in different MTD 
devices anyway, as far as the MTD layer is concerned.

--
dwmw2




To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: MTD on intel 28F320B3 flash memory
  2000-11-17 16:23       ` Nicolas Pitre
@ 2000-11-17 16:13         ` David Woodhouse
  2000-11-17 16:29         ` David Woodhouse
  1 sibling, 0 replies; 8+ messages in thread
From: David Woodhouse @ 2000-11-17 16:13 UTC (permalink / raw)
  To: Nicolas Pitre; +Cc: Mike Hill, mtd


nico@cam.org said:
>  But then you have problem with concurent access to the chip... unless
> the code is tweaked so both mtd devices share the same spinlock and
> wq. 

Yep. That's not difficult. Actually, I think that's why the struct flchip 
contains both a spin_lock_t *mutex and the spinlock itself - so that you 
can point to a spinlock elsewhere if you want to.

--
dwmw2




To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: MTD on intel 28F320B3 flash memory
  2000-11-17 14:18     ` David Woodhouse
@ 2000-11-17 16:23       ` Nicolas Pitre
  2000-11-17 16:13         ` David Woodhouse
  2000-11-17 16:29         ` David Woodhouse
  0 siblings, 2 replies; 8+ messages in thread
From: Nicolas Pitre @ 2000-11-17 16:23 UTC (permalink / raw)
  To: David Woodhouse; +Cc: Mike Hill, mtd



On Fri, 17 Nov 2000, David Woodhouse wrote:

>
> mhill@bustech.com said:
> >  The 28F320B3 is a BOOT BLOCK flash part.  It contains Eight 8K
> > regions and 63 64K regions.  The CFI code assumes that all regions are
> > of the same size. I am currently using this part in a design.  To get
> > around this problem, I changed the CFI code to treat the 8K regions as
> > a single 64K region.
>
> I think that's the correct way do do things. I don't think the MTD layer
> needs to handle variable erase sizes within a single MTD partition. Either
> your CFI driver registers a single device with 64K erasesize, or it
> registers two devices, one with 8K erasesize and the remainder with 64K
> erasesize.

But then you have problem with concurent access to the chip... unless the
code is tweaked so both mtd devices share the same spinlock and wq.


Nicolas



To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org

^ permalink raw reply	[flat|nested] 8+ messages in thread

* Re: MTD on intel 28F320B3 flash memory
  2000-11-17 16:23       ` Nicolas Pitre
  2000-11-17 16:13         ` David Woodhouse
@ 2000-11-17 16:29         ` David Woodhouse
  1 sibling, 0 replies; 8+ messages in thread
From: David Woodhouse @ 2000-11-17 16:29 UTC (permalink / raw)
  To: Nicolas Pitre; +Cc: Mike Hill, mtd


nico@cam.org said:
>  But then you have problem with concurent access to the chip... unless
> the code is tweaked so both mtd devices share the same spinlock and
> wq.

Upon further consideration...

They can just be different 'partitions' of the same underlying device - they
only appear as two separate devices to the upper layers - just like normal 
MTD partitioning.

All we have to do is make the erase routine aware of the nature of the 
chip, and make sure it correctly erases the correct amount of data, 
according to the length passed in as part of the erase request. We have to 
do that anyway, even in the case where we want to pretend it's all 64KiB.

Then it doesn't matter if the registered MTD partitions actually have 
different erase sizes. 

--
dwmw2




To unsubscribe, send "unsubscribe mtd" to majordomo@infradead.org

^ permalink raw reply	[flat|nested] 8+ messages in thread

end of thread, other threads:[~2000-11-17 16:29 UTC | newest]

Thread overview: 8+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2000-11-16 23:59 MTD on intel 28F320B3 flash memory Peter De Schrijver
2000-11-17  1:23 ` David Woodhouse
2000-11-17  8:44 ` Nick Ivanter
2000-11-17 13:59   ` Mike Hill
2000-11-17 14:18     ` David Woodhouse
2000-11-17 16:23       ` Nicolas Pitre
2000-11-17 16:13         ` David Woodhouse
2000-11-17 16:29         ` David Woodhouse

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox