From: Abhishek Sahu <absahu@codeaurora.org>
To: Masahiro Yamada <yamada.masahiro@socionext.com>
Cc: Boris Brezillon <boris.brezillon@bootlin.com>,
Archit Taneja <architt@codeaurora.org>,
Richard Weinberger <richard@nod.at>,
linux-arm-msm <linux-arm-msm@vger.kernel.org>,
Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
Marek Vasut <marek.vasut@gmail.com>,
linux-mtd <linux-mtd@lists.infradead.org>,
Miquel Raynal <miquel.raynal@bootlin.com>,
Andy Gross <andy.gross@linaro.org>,
Brian Norris <computersforpeace@gmail.com>,
David Woodhouse <dwmw2@infradead.org>
Subject: Re: [PATCH v2 01/14] mtd: rawnand: helper function for setting up ECC parameters
Date: Mon, 07 May 2018 11:31:58 +0530 [thread overview]
Message-ID: <fd8f768c78a6522e671d20e701db0f51@codeaurora.org> (raw)
In-Reply-To: <CAK7LNASWErFrvW+_6Lsw-aqO4T3=iyRZLXG21ML+ebOX=po2Zw@mail.gmail.com>
On 2018-05-07 09:10, Masahiro Yamada wrote:
> 2018-05-03 21:20 GMT+09:00 Abhishek Sahu <absahu@codeaurora.org>:
>> commit 2c8f8afa7f92 ("mtd: nand: add generic helpers to check,
>> match, maximize ECC settings") provides generic helpers which
>> drivers can use for setting up ECC parameters.
>>
>> Since same board can have different ECC strength nand chips so
>> following is the logic for setting up ECC strength and ECC step
>> size, which can be used by most of the drivers.
>>
>> 1. If both ECC step size and ECC strength are already set
>> (usually by DT) then just check whether this setting
>> is supported by NAND controller.
>> 2. If NAND_ECC_MAXIMIZE is set, then select maximum ECC strength
>> supported by NAND controller.
>> 3. Otherwise, try to match the ECC step size and ECC strength closest
>> to the chip's requirement. If available OOB size can't fit the chip
>> requirement then select maximum ECC strength which can be fit with
>> available OOB size with warning.
>>
>> This patch introduces nand_ecc_param_setup function which calls the
>> required helper functions for the above logic. The drivers can use
>> this single function instead of calling the 3 helper functions
>> individually.
>>
>> CC: Masahiro Yamada <yamada.masahiro@socionext.com>
>> Signed-off-by: Abhishek Sahu <absahu@codeaurora.org>
>> ---
>> * Changes from v1:
>>
>> NEW PATCH
>>
>> drivers/mtd/nand/raw/nand_base.c | 42
>> ++++++++++++++++++++++++++++++++++++++++
>> include/linux/mtd/rawnand.h | 3 +++
>> 2 files changed, 45 insertions(+)
>>
>> diff --git a/drivers/mtd/nand/raw/nand_base.c
>> b/drivers/mtd/nand/raw/nand_base.c
>> index 72f3a89..dd7a984 100644
>> --- a/drivers/mtd/nand/raw/nand_base.c
>> +++ b/drivers/mtd/nand/raw/nand_base.c
>> @@ -6249,6 +6249,48 @@ int nand_maximize_ecc(struct nand_chip *chip,
>> }
>> EXPORT_SYMBOL_GPL(nand_maximize_ecc);
>>
>> +/**
>> + * nand_ecc_param_setup - Set the ECC strength and ECC step size
>> + * @chip: nand chip info structure
>> + * @caps: ECC engine caps info structure
>> + * @oobavail: OOB size that the ECC engine can use
>> + *
>> + * Choose the ECC strength according to following logic
>> + *
>> + * 1. If both ECC step size and ECC strength are already set (usually
>> by DT)
>> + * then check if it is supported by this controller.
>> + * 2. If NAND_ECC_MAXIMIZE is set, then select maximum ECC strength.
>> + * 3. Otherwise, try to match the ECC step size and ECC strength
>> closest
>> + * to the chip's requirement. If available OOB size can't fit the
>> chip
>> + * requirement then fallback to the maximum ECC step size and ECC
>> strength
>> + * and print the warning.
>> + *
>> + * On success, the chosen ECC settings are set.
>> + */
>> +int nand_ecc_param_setup(struct nand_chip *chip,
>> + const struct nand_ecc_caps *caps, int
>> oobavail)
>> +{
>> + int ret;
>> +
>> + if (chip->ecc.size && chip->ecc.strength)
>> + return nand_check_ecc_caps(chip, caps, oobavail);
>> +
>> + if (chip->ecc.options & NAND_ECC_MAXIMIZE)
>> + return nand_maximize_ecc(chip, caps, oobavail);
>> +
>> + if (!nand_match_ecc_req(chip, caps, oobavail))
>> + return 0;
>> +
>> + ret = nand_maximize_ecc(chip, caps, oobavail);
>
>
> Why two calls for nand_maximize_ecc()?
>
> My code is simpler, and does not display
> false-positive warning.
>
Thanks Masahiro.
Since, Now this is in moved to generic layer that's why I put
this warning that this function is falling back to some
other ECC settings which is not recommend by chip.
If this warning seems unnecessary then I can remove this
and then directly your code changes can be put here
instead of calling nand_maximize_ecc 2 times.
>
>> + if (!ret)
>> + pr_warn("ECC (step, strength) = (%d, %d) not supported
>> on this controller. Fallback to (%d, %d)\n",
>> + chip->ecc_step_ds, chip->ecc_strength_ds,
>> + chip->ecc.size, chip->ecc.strength);
>
>
> This is annoying.
>
> {ecc_step_ds, ecc_strength_ds} are not provided by Non-ONFi devices.
>
> So,
> ECC (step, strength) = (0, 0) not supported on this controller.
>
> will be always displayed.
>
>
> The strength will be checked by nand_ecc_strength_good() anyway.
>
But for most of the non ONFI devices also, this is being calculated
by ID.
You can get some background for this in
http://lists.infradead.org/pipermail/linux-mtd/2018-April/080193.html
Regards,
Abhishek
next prev parent reply other threads:[~2018-05-07 6:02 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-03 12:20 [PATCH v2 00/14] Update for QCOM NAND driver Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 01/14] mtd: rawnand: helper function for setting up ECC parameters Abhishek Sahu
2018-05-07 3:40 ` Masahiro Yamada
2018-05-07 6:01 ` Abhishek Sahu [this message]
2018-05-07 7:39 ` Boris Brezillon
2018-05-08 6:14 ` Masahiro Yamada
2018-05-08 7:21 ` Abhishek Sahu
2018-05-07 8:16 ` Boris Brezillon
2018-05-08 7:22 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 02/14] mtd: rawnand: denali: use helper function for ecc setup Abhishek Sahu
2018-05-21 14:30 ` Miquel Raynal
2018-05-22 14:09 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 03/14] dt-bindings: qcom_nandc: make nand-ecc-strength optional Abhishek Sahu
2018-05-07 8:40 ` Boris Brezillon
2018-05-21 14:32 ` Miquel Raynal
2018-05-22 14:08 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 04/14] mtd: rawnand: qcom: use the ecc strength from device parameter Abhishek Sahu
2018-05-07 8:28 ` Boris Brezillon
2018-05-08 7:26 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 05/14] mtd: rawnand: qcom: wait for desc completion in all BAM channels Abhishek Sahu
2018-05-22 6:47 ` Miquel Raynal
2018-05-22 14:07 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 06/14] mtd: rawnand: qcom: erased page detection for uncorrectable errors only Abhishek Sahu
2018-05-22 7:04 ` Miquel Raynal
2018-05-22 14:10 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 07/14] mtd: rawnand: qcom: fix null pointer access for erased page detection Abhishek Sahu
2018-05-22 7:16 ` Miquel Raynal
2018-05-22 14:11 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 08/14] mtd: rawnand: qcom: parse read errors for read oob also Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 09/14] mtd: rawnand: qcom: modify write_oob to remove read codeword part Abhishek Sahu
2018-05-22 10:02 ` Miquel Raynal
2018-05-22 14:14 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 10/14] mtd: rawnand: qcom: fix return value for raw page read Abhishek Sahu
2018-05-22 12:04 ` Miquel Raynal
2018-05-22 14:15 ` Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 11/14] mtd: rawnand: qcom: minor code reorganization for bad block check Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 12/14] mtd: rawnand: qcom: check for operation errors in case of raw read Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 13/14] mtd: rawnand: qcom: helper function for " Abhishek Sahu
2018-05-03 12:20 ` [PATCH v2 14/14] mtd: rawnand: qcom: erased page bitflips detection Abhishek Sahu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=fd8f768c78a6522e671d20e701db0f51@codeaurora.org \
--to=absahu@codeaurora.org \
--cc=andy.gross@linaro.org \
--cc=architt@codeaurora.org \
--cc=boris.brezillon@bootlin.com \
--cc=computersforpeace@gmail.com \
--cc=dwmw2@infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=marek.vasut@gmail.com \
--cc=miquel.raynal@bootlin.com \
--cc=richard@nod.at \
--cc=yamada.masahiro@socionext.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).