* PCI device memory bars issue
@ 2008-06-26 2:19 gshan
0 siblings, 0 replies; only message in thread
From: gshan @ 2008-06-26 2:19 UTC (permalink / raw)
To: linux-next
There has one MV64460 on my board, which contains 2 PCI buses: PCI0 and
PCI1.
PCI0 contains a transparent bridge. A PCI device locates behind the
transparent
bridge. The PCI device has 2 memory bars. When I read on memory bar0, it
returns
correct data. However, 0xffffffff returns from memory bar1.
I dump config space of the PCI device and find everything seems ok.
PCI_VENDOR_ID: 0x000010ee
PCI_DEVICE_ID: 0x00000300
PCI_COMMAND: 0x00000086
PCI_STATUS: 0x00000a00
PCI_CLASS_REVISION: 0x0b400000
PCI_CACHE_LINE_SIZE: 0x0000ff00
PCI_BASE_ADDRESS_0: 0x80800008
PCI_SPACE_SIZE_0: 0xfffff008
PCI_BASE_ADDRESS_1: 0x80801008
PCI_SPACE_SIZE_1: 0xfffff008
PCI_BASE_ADDRESS_2: 0x00000000
PCI_SPACE_SIZE_2: 0x00000000
PCI_BASE_ADDRESS_3: 0x00000000
PCI_SPACE_SIZE_3: 0x00000000
PCI_BASE_ADDRESS_4: 0x00000000
PCI_SPACE_SIZE_4: 0x00000000
PCI_BASE_ADDRESS_5: 0x00000000
PCI_SPACE_SIZE_5: 0x00000000
Thanks in advance for any suggestions.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2008-06-26 2:19 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2008-06-26 2:19 PCI device memory bars issue gshan
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).