From mboxrd@z Thu Jan  1 00:00:00 1970
From: "Girish" <girishsg@ti.com>
Subject: [PATCH 0/2] CPU id and silicon rev check support
Date: Fri, 26 Oct 2007 21:09:09 +0530
Message-ID: <000101c817e6$59bb6770$6a8918ac@ent.ti.com>
Mime-Version: 1.0
Content-Type: text/plain;
	charset="iso-8859-1"
Content-Transfer-Encoding: 7bit
Return-path: <linux-omap-open-source-bounces@linux.omap.com>
List-Unsubscribe: <http://linux.omap.com/mailman/listinfo/linux-omap-open-source>,
	<mailto:linux-omap-open-source-request@linux.omap.com?subject=unsubscribe>
List-Archive: <http://linux.omap.com/pipermail/linux-omap-open-source>
List-Post: <mailto:linux-omap-open-source@linux.omap.com>
List-Help: <mailto:linux-omap-open-source-request@linux.omap.com?subject=help>
List-Subscribe: <http://linux.omap.com/mailman/listinfo/linux-omap-open-source>,
	<mailto:linux-omap-open-source-request@linux.omap.com?subject=subscribe>
Sender: linux-omap-open-source-bounces@linux.omap.com
Errors-To: linux-omap-open-source-bounces@linux.omap.com
To: linux-omap-open-source@linux.omap.com
List-Id: linux-omap@vger.kernel.org


Sorry, I guess the previous patch series might have got auto wrapped. Resending the patch series without auto wrapping.

Hi,
I am sending across patch series to support CPU identification and run-time silicon revision check for OMAP2/3.

Regards,
Girish