linux-omap.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH v2] OMAP3: Update USBHOST pinmux settings
@ 2008-09-30 15:18 Gadiyar, Anand
  2008-10-03  6:51 ` David Brownell
  2008-10-06 10:39 ` Tony Lindgren
  0 siblings, 2 replies; 4+ messages in thread
From: Gadiyar, Anand @ 2008-09-30 15:18 UTC (permalink / raw)
  To: linux-omap@vger.kernel.org; +Cc: tony@atomide.com, David Brownell

From: Anand Gadiyar <gadiyar@ti.com>

Add pin-mux settings for OHCI in PHY mode.
Also change settings for EHCI in TLL mode.

Signed-off-by: Anand Gadiyar <gadiyar@ti.com>
---
Fixed comments below. Also fixed one pin that should
have been marked output, but was wrongly marked input.

 arch/arm/mach-omap2/mux.c             |   67 +++++++++++++++++++++++++++-------
 arch/arm/plat-omap/include/mach/mux.h |   26 ++++++++++++-
 2 files changed, 80 insertions(+), 13 deletions(-)

Index: tony/arch/arm/mach-omap2/mux.c
===================================================================
--- tony.orig/arch/arm/mach-omap2/mux.c	2008-09-26 22:53:19.000000000 +0530
+++ tony/arch/arm/mach-omap2/mux.c	2008-09-30 20:37:42.572206850 +0530
@@ -298,13 +298,13 @@ MUX_CFG_34XX("T2_3430_USB2HS_PHY_D7", 0x
 
 /* TLL - HSUSB: 12-pin TLL Port 1*/
 MUX_CFG_34XX("Y8_3430_USB1HS_TLL_CLK", 0x5da,
-		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
-MUX_CFG_34XX("Y9_3430_USB1HS_TLL_STP", 0x5d8,
 		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("Y9_3430_USB1HS_TLL_STP", 0x5d8,
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLUP)
 MUX_CFG_34XX("AA14_3430_USB1HS_TLL_DIR", 0x5ec,
-		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("AA11_3430_USB1HS_TLL_NXT", 0x5ee,
-		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("W13_3430_USB1HS_TLL_D0", 0x5dc,
 		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("W12_3430_USB1HS_TLL_D1", 0x5de,
@@ -324,13 +324,13 @@ MUX_CFG_34XX("Y13_3430_USB1HS_TLL_D7", 0
 
 /* TLL - HSUSB: 12-pin TLL Port 2*/
 MUX_CFG_34XX("AA8_3430_USB2HS_TLL_CLK", 0x5f0,
-		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
-MUX_CFG_34XX("AA10_3430_USB2HS_TLL_STP", 0x5f2,
 		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AA10_3430_USB2HS_TLL_STP", 0x5f2,
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLUP)
 MUX_CFG_34XX("AA9_3430_USB2HS_TLL_DIR", 0x5f4,
-		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("AB11_3430_USB2HS_TLL_NXT", 0x5f6,
-		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("AB10_3430_USB2HS_TLL_D0", 0x5f8,
 		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("AB9_3430_USB2HS_TLL_D1", 0x5fa,
@@ -350,13 +350,13 @@ MUX_CFG_34XX("T2_3430_USB2HS_TLL_D7", 0x
 
 /* TLL - HSUSB: 12-pin TLL Port 3*/
 MUX_CFG_34XX("AA6_3430_USB3HS_TLL_CLK", 0x180,
-		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
-MUX_CFG_34XX("AB3_3430_USB3HS_TLL_STP", 0x166,
 		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AB3_3430_USB3HS_TLL_STP", 0x166,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLUP)
 MUX_CFG_34XX("AA3_3430_USB3HS_TLL_DIR", 0x168,
-		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("Y3_3430_USB3HS_TLL_NXT", 0x16a,
-		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("AA5_3430_USB3HS_TLL_D0", 0x186,
 		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("Y4_3430_USB3HS_TLL_D1", 0x184,
@@ -373,6 +373,49 @@ MUX_CFG_34XX("AA13_3430_USB3HS_TLL_D6", 
 		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
 MUX_CFG_34XX("AA12_3430_USB3HS_TLL_D7", 0x172,
 		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+
+/* PHY FSUSB: FS Serial for Port 1 (multiple PHY modes supported) */
+MUX_CFG_34XX("AF10_3430_USB1FS_PHY_MM1_RXDP", 0x5d8,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AG9_3430_USB1FS_PHY_MM1_RXDM", 0x5ee,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("W13_3430_USB1FS_PHY_MM1_RXRCV", 0x5dc,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("W12_3430_USB1FS_PHY_MM1_TXSE0", 0x5de,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("W11_3430_USB1FS_PHY_MM1_TXDAT", 0x5e0,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("Y11_3430_USB1FS_PHY_MM1_TXEN_N", 0x5ea,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
+
+/* PHY FSUSB: FS Serial for Port 2 (multiple PHY modes supported) */
+MUX_CFG_34XX("AF7_3430_USB2FS_PHY_MM2_RXDP", 0x5f2,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AH7_3430_USB2FS_PHY_MM2_RXDM", 0x5f6,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AB10_3430_USB2FS_PHY_MM2_RXRCV", 0x5f8,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AB9_3430_USB2FS_PHY_MM2_TXSE0", 0x5fa,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("W3_3430_USB2FS_PHY_MM2_TXDAT", 0x1d4,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("T4_3430_USB2FS_PHY_MM2_TXEN_N", 0x1de,
+		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
+
+/* PHY FSUSB: FS Serial for Port 3 (multiple PHY modes supported) */
+MUX_CFG_34XX("AH3_3430_USB3FS_PHY_MM3_RXDP", 0x166,
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AE3_3430_USB3FS_PHY_MM3_RXDM", 0x16a,
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AD1_3430_USB3FS_PHY_MM3_RXRCV", 0x186,
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AE1_3430_USB3FS_PHY_MM3_TXSE0", 0x184,
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AD2_3430_USB3FS_PHY_MM3_TXDAT", 0x188,
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
+MUX_CFG_34XX("AC1_3430_USB3FS_PHY_MM3_TXEN_N", 0x18a,
+		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
+
 };
 
 #define OMAP34XX_PINS_SZ	ARRAY_SIZE(omap34xx_pins)
Index: tony/arch/arm/plat-omap/include/mach/mux.h
===================================================================
--- tony.orig/arch/arm/plat-omap/include/mach/mux.h	2008-09-26 22:53:19.000000000 +0530
+++ tony/arch/arm/plat-omap/include/mach/mux.h	2008-09-30 20:38:35.290535041 +0530
@@ -723,7 +723,31 @@ enum omap34xx_index {
 	AB12_3430_USB3HS_TLL_DATA4,
 	AB13_3430_USB3HS_TLL_DATA5,
 	AA13_3430_USB3HS_TLL_DATA6,
-	AA12_3430_USB3HS_TLL_DATA7
+	AA12_3430_USB3HS_TLL_DATA7,
+
+	/* PHY FSUSB: FS Serial for Port 1 (multiple PHY modes supported) */
+	AF10_3430_USB1FS_PHY_MM1_RXDP,
+	AG9_3430_USB1FS_PHY_MM1_RXDM,
+	W13_3430_USB1FS_PHY_MM1_RXRCV,
+	W12_3430_USB1FS_PHY_MM1_TXSE0,
+	W11_3430_USB1FS_PHY_MM1_TXDAT,
+	Y11_3430_USB1FS_PHY_MM1_TXEN_N,
+
+	/* PHY FSUSB: FS Serial for Port 2 (multiple PHY modes supported) */
+	AF7_3430_USB2FS_PHY_MM2_RXDP,
+	AH7_3430_USB2FS_PHY_MM2_RXDM,
+	AB10_3430_USB2FS_PHY_MM2_RXRCV,
+	AB9_3430_USB2FS_PHY_MM2_TXSE0,
+	W3_3430_USB2FS_PHY_MM2_TXDAT,
+	T4_3430_USB2FS_PHY_MM2_TXEN_N,
+
+	/* PHY FSUSB: FS Serial for Port 3 (multiple PHY modes supported) */
+	AH3_3430_USB3FS_PHY_MM3_RXDP,
+	AE3_3430_USB3FS_PHY_MM3_RXDM,
+	AD1_3430_USB3FS_PHY_MM3_RXRCV,
+	AE1_3430_USB3FS_PHY_MM3_TXSE0,
+	AD2_3430_USB3FS_PHY_MM3_TXDAT,
+	AC1_3430_USB3FS_PHY_MM3_TXEN_N,
 
 };
 

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [PATCH v2] OMAP3: Update USBHOST pinmux settings
  2008-09-30 15:18 [PATCH v2] OMAP3: Update USBHOST pinmux settings Gadiyar, Anand
@ 2008-10-03  6:51 ` David Brownell
  2008-10-03 13:20   ` Gadiyar, Anand
  2008-10-06 10:39 ` Tony Lindgren
  1 sibling, 1 reply; 4+ messages in thread
From: David Brownell @ 2008-10-03  6:51 UTC (permalink / raw)
  To: Gadiyar, Anand; +Cc: linux-omap@vger.kernel.org, tony@atomide.com

On Tuesday 30 September 2008, Gadiyar, Anand wrote:
> From: Anand Gadiyar <gadiyar@ti.com>
> 
> Add pin-mux settings for OHCI in PHY mode.
> Also change settings for EHCI in TLL mode.
> 
> Signed-off-by: Anand Gadiyar <gadiyar@ti.com>
> ---
> Fixed comments below. Also fixed one pin that should
> have been marked output, but was wrongly marked input.
> 
>  arch/arm/mach-omap2/mux.c             |   67 +++++++++++++++++++++++++++-------
>  arch/arm/plat-omap/include/mach/mux.h |   26 ++++++++++++-
>  2 files changed, 80 insertions(+), 13 deletions(-)

I didn't see anything obvious to complain about, but then I've
not delved deeply into OMAP3 EHCI.

Were you the person who was looking to package the PHY/TLL
mode setup in platform data?  Any progress on that?

(I added EHCI to my Beagle/Overo config, and it came up
with all kinds of nonsense on the Beagle.  Configured
several ports, not just one, and in fact this board does
not even *have* the EHCI transceiver.  So it was very
obvious that EHCI setup wasn't right yet.  That's even
apart from the messaging goofs, which have trivial fixes
I'll send along in a while.)

- dave

--
To unsubscribe from this list: send the line "unsubscribe linux-omap" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

^ permalink raw reply	[flat|nested] 4+ messages in thread

* RE: [PATCH v2] OMAP3: Update USBHOST pinmux settings
  2008-10-03  6:51 ` David Brownell
@ 2008-10-03 13:20   ` Gadiyar, Anand
  0 siblings, 0 replies; 4+ messages in thread
From: Gadiyar, Anand @ 2008-10-03 13:20 UTC (permalink / raw)
  To: David Brownell; +Cc: linux-omap@vger.kernel.org, tony@atomide.com

 

> -----Original Message-----
> From: David Brownell [mailto:david-b@pacbell.net] 
> On Tuesday 30 September 2008, Gadiyar, Anand wrote:
> > From: Anand Gadiyar <gadiyar@ti.com>
> > 
> > Add pin-mux settings for OHCI in PHY mode.
> > Also change settings for EHCI in TLL mode.
> > 
> > Signed-off-by: Anand Gadiyar <gadiyar@ti.com>
> > ---
> > Fixed comments below. Also fixed one pin that should
> > have been marked output, but was wrongly marked input.
> > 
> >  arch/arm/mach-omap2/mux.c             |   67 +++++++++++++++++++++++++++-------
> >  arch/arm/plat-omap/include/mach/mux.h |   26 ++++++++++++-
> >  2 files changed, 80 insertions(+), 13 deletions(-)
> 
> I didn't see anything obvious to complain about, but then I've
> not delved deeply into OMAP3 EHCI.
> 
> Were you the person who was looking to package the PHY/TLL
> mode setup in platform data?  Any progress on that?

Yup, that was me. Patches coming up over the weekend.

> 
> (I added EHCI to my Beagle/Overo config, and it came up
> with all kinds of nonsense on the Beagle.  Configured
> several ports, not just one, and in fact this board does
> not even *have* the EHCI transceiver.  So it was very
> obvious that EHCI setup wasn't right yet.  That's even
> apart from the messaging goofs, which have trivial fixes
> I'll send along in a while.)

Yup. It currently assumes all ports are PHY mode or all ports
are TLL mode.

> 
> - dave
> 
> 
> --
To unsubscribe from this list: send the line "unsubscribe linux-omap" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [PATCH v2] OMAP3: Update USBHOST pinmux settings
  2008-09-30 15:18 [PATCH v2] OMAP3: Update USBHOST pinmux settings Gadiyar, Anand
  2008-10-03  6:51 ` David Brownell
@ 2008-10-06 10:39 ` Tony Lindgren
  1 sibling, 0 replies; 4+ messages in thread
From: Tony Lindgren @ 2008-10-06 10:39 UTC (permalink / raw)
  To: Gadiyar, Anand; +Cc: linux-omap@vger.kernel.org, David Brownell

* Gadiyar, Anand <gadiyar@ti.com> [080930 18:19]:
> From: Anand Gadiyar <gadiyar@ti.com>
> 
> Add pin-mux settings for OHCI in PHY mode.
> Also change settings for EHCI in TLL mode.

Pushing to linux-omap, and will also merge in to the minimal 34xx
support patch for mainline.

Tony

> Signed-off-by: Anand Gadiyar <gadiyar@ti.com>
> ---
> Fixed comments below. Also fixed one pin that should
> have been marked output, but was wrongly marked input.
> 
>  arch/arm/mach-omap2/mux.c             |   67 +++++++++++++++++++++++++++-------
>  arch/arm/plat-omap/include/mach/mux.h |   26 ++++++++++++-
>  2 files changed, 80 insertions(+), 13 deletions(-)
> 
> Index: tony/arch/arm/mach-omap2/mux.c
> ===================================================================
> --- tony.orig/arch/arm/mach-omap2/mux.c	2008-09-26 22:53:19.000000000 +0530
> +++ tony/arch/arm/mach-omap2/mux.c	2008-09-30 20:37:42.572206850 +0530
> @@ -298,13 +298,13 @@ MUX_CFG_34XX("T2_3430_USB2HS_PHY_D7", 0x
>  
>  /* TLL - HSUSB: 12-pin TLL Port 1*/
>  MUX_CFG_34XX("Y8_3430_USB1HS_TLL_CLK", 0x5da,
> -		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
> -MUX_CFG_34XX("Y9_3430_USB1HS_TLL_STP", 0x5d8,
>  		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("Y9_3430_USB1HS_TLL_STP", 0x5d8,
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLUP)
>  MUX_CFG_34XX("AA14_3430_USB1HS_TLL_DIR", 0x5ec,
> -		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("AA11_3430_USB1HS_TLL_NXT", 0x5ee,
> -		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("W13_3430_USB1HS_TLL_D0", 0x5dc,
>  		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("W12_3430_USB1HS_TLL_D1", 0x5de,
> @@ -324,13 +324,13 @@ MUX_CFG_34XX("Y13_3430_USB1HS_TLL_D7", 0
>  
>  /* TLL - HSUSB: 12-pin TLL Port 2*/
>  MUX_CFG_34XX("AA8_3430_USB2HS_TLL_CLK", 0x5f0,
> -		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
> -MUX_CFG_34XX("AA10_3430_USB2HS_TLL_STP", 0x5f2,
>  		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AA10_3430_USB2HS_TLL_STP", 0x5f2,
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLUP)
>  MUX_CFG_34XX("AA9_3430_USB2HS_TLL_DIR", 0x5f4,
> -		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("AB11_3430_USB2HS_TLL_NXT", 0x5f6,
> -		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("AB10_3430_USB2HS_TLL_D0", 0x5f8,
>  		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("AB9_3430_USB2HS_TLL_D1", 0x5fa,
> @@ -350,13 +350,13 @@ MUX_CFG_34XX("T2_3430_USB2HS_TLL_D7", 0x
>  
>  /* TLL - HSUSB: 12-pin TLL Port 3*/
>  MUX_CFG_34XX("AA6_3430_USB3HS_TLL_CLK", 0x180,
> -		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
> -MUX_CFG_34XX("AB3_3430_USB3HS_TLL_STP", 0x166,
>  		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AB3_3430_USB3HS_TLL_STP", 0x166,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLUP)
>  MUX_CFG_34XX("AA3_3430_USB3HS_TLL_DIR", 0x168,
> -		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("Y3_3430_USB3HS_TLL_NXT", 0x16a,
> -		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("AA5_3430_USB3HS_TLL_D0", 0x186,
>  		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("Y4_3430_USB3HS_TLL_D1", 0x184,
> @@ -373,6 +373,49 @@ MUX_CFG_34XX("AA13_3430_USB3HS_TLL_D6", 
>  		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
>  MUX_CFG_34XX("AA12_3430_USB3HS_TLL_D7", 0x172,
>  		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +
> +/* PHY FSUSB: FS Serial for Port 1 (multiple PHY modes supported) */
> +MUX_CFG_34XX("AF10_3430_USB1FS_PHY_MM1_RXDP", 0x5d8,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AG9_3430_USB1FS_PHY_MM1_RXDM", 0x5ee,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("W13_3430_USB1FS_PHY_MM1_RXRCV", 0x5dc,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("W12_3430_USB1FS_PHY_MM1_TXSE0", 0x5de,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("W11_3430_USB1FS_PHY_MM1_TXDAT", 0x5e0,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("Y11_3430_USB1FS_PHY_MM1_TXEN_N", 0x5ea,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
> +
> +/* PHY FSUSB: FS Serial for Port 2 (multiple PHY modes supported) */
> +MUX_CFG_34XX("AF7_3430_USB2FS_PHY_MM2_RXDP", 0x5f2,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AH7_3430_USB2FS_PHY_MM2_RXDM", 0x5f6,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AB10_3430_USB2FS_PHY_MM2_RXRCV", 0x5f8,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AB9_3430_USB2FS_PHY_MM2_TXSE0", 0x5fa,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("W3_3430_USB2FS_PHY_MM2_TXDAT", 0x1d4,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("T4_3430_USB2FS_PHY_MM2_TXEN_N", 0x1de,
> +		OMAP34XX_MUX_MODE5 | OMAP34XX_PIN_OUTPUT)
> +
> +/* PHY FSUSB: FS Serial for Port 3 (multiple PHY modes supported) */
> +MUX_CFG_34XX("AH3_3430_USB3FS_PHY_MM3_RXDP", 0x166,
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AE3_3430_USB3FS_PHY_MM3_RXDM", 0x16a,
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AD1_3430_USB3FS_PHY_MM3_RXRCV", 0x186,
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AE1_3430_USB3FS_PHY_MM3_TXSE0", 0x184,
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AD2_3430_USB3FS_PHY_MM3_TXDAT", 0x188,
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_INPUT_PULLDOWN)
> +MUX_CFG_34XX("AC1_3430_USB3FS_PHY_MM3_TXEN_N", 0x18a,
> +		OMAP34XX_MUX_MODE6 | OMAP34XX_PIN_OUTPUT)
> +
>  };
>  
>  #define OMAP34XX_PINS_SZ	ARRAY_SIZE(omap34xx_pins)
> Index: tony/arch/arm/plat-omap/include/mach/mux.h
> ===================================================================
> --- tony.orig/arch/arm/plat-omap/include/mach/mux.h	2008-09-26 22:53:19.000000000 +0530
> +++ tony/arch/arm/plat-omap/include/mach/mux.h	2008-09-30 20:38:35.290535041 +0530
> @@ -723,7 +723,31 @@ enum omap34xx_index {
>  	AB12_3430_USB3HS_TLL_DATA4,
>  	AB13_3430_USB3HS_TLL_DATA5,
>  	AA13_3430_USB3HS_TLL_DATA6,
> -	AA12_3430_USB3HS_TLL_DATA7
> +	AA12_3430_USB3HS_TLL_DATA7,
> +
> +	/* PHY FSUSB: FS Serial for Port 1 (multiple PHY modes supported) */
> +	AF10_3430_USB1FS_PHY_MM1_RXDP,
> +	AG9_3430_USB1FS_PHY_MM1_RXDM,
> +	W13_3430_USB1FS_PHY_MM1_RXRCV,
> +	W12_3430_USB1FS_PHY_MM1_TXSE0,
> +	W11_3430_USB1FS_PHY_MM1_TXDAT,
> +	Y11_3430_USB1FS_PHY_MM1_TXEN_N,
> +
> +	/* PHY FSUSB: FS Serial for Port 2 (multiple PHY modes supported) */
> +	AF7_3430_USB2FS_PHY_MM2_RXDP,
> +	AH7_3430_USB2FS_PHY_MM2_RXDM,
> +	AB10_3430_USB2FS_PHY_MM2_RXRCV,
> +	AB9_3430_USB2FS_PHY_MM2_TXSE0,
> +	W3_3430_USB2FS_PHY_MM2_TXDAT,
> +	T4_3430_USB2FS_PHY_MM2_TXEN_N,
> +
> +	/* PHY FSUSB: FS Serial for Port 3 (multiple PHY modes supported) */
> +	AH3_3430_USB3FS_PHY_MM3_RXDP,
> +	AE3_3430_USB3FS_PHY_MM3_RXDM,
> +	AD1_3430_USB3FS_PHY_MM3_RXRCV,
> +	AE1_3430_USB3FS_PHY_MM3_TXSE0,
> +	AD2_3430_USB3FS_PHY_MM3_TXDAT,
> +	AC1_3430_USB3FS_PHY_MM3_TXEN_N,
>  
>  };
>  

^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2008-10-06 10:36 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2008-09-30 15:18 [PATCH v2] OMAP3: Update USBHOST pinmux settings Gadiyar, Anand
2008-10-03  6:51 ` David Brownell
2008-10-03 13:20   ` Gadiyar, Anand
2008-10-06 10:39 ` Tony Lindgren

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).