From mboxrd@z Thu Jan 1 00:00:00 1970 From: Kevin Hilman Subject: Re: [PATCH V2] OMAP3: PM: Fix for MPU power domain MEM BANK position Date: Wed, 09 Dec 2009 15:36:17 -0800 Message-ID: <87pr6nsosu.fsf@deeprootsystems.com> References: <1259234087-10030-1-git-send-email-thara@ti.com> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Return-path: Received: from mail-yw0-f198.google.com ([209.85.211.198]:39655 "EHLO mail-yw0-f198.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758637AbZLIXgP (ORCPT ); Wed, 9 Dec 2009 18:36:15 -0500 Received: by ywh36 with SMTP id 36so7157997ywh.15 for ; Wed, 09 Dec 2009 15:36:21 -0800 (PST) In-Reply-To: (Paul Walmsley's message of "Thu\, 3 Dec 2009 05\:38\:38 -0700 \(MST\)") Sender: linux-omap-owner@vger.kernel.org List-Id: linux-omap@vger.kernel.org To: Paul Walmsley Cc: Thara Gopinath , linux-omap@vger.kernel.org Paul Walmsley writes: > On Thu, 26 Nov 2009, Thara Gopinath wrote: > >> MPU power domain bank 0 bits are displayed in position of bank 1 >> in PWRSTS and PREPWRSTS registers. So read them from correct >> position >> >> Signed-off-by: Thara Gopinath >> Cc: Kevin Hilman Signed-off-by: Kevin Hilman > Thanks Thara, will queue this up. Kevin