* [PATCH] parisc: document the shadow registers
@ 2013-06-29 11:24 Helge Deller
0 siblings, 0 replies; only message in thread
From: Helge Deller @ 2013-06-29 11:24 UTC (permalink / raw)
To: linux-parisc, James Bottomley
Signed-off-by: Helge Deller <deller@gmx.de>
diff --git a/Documentation/parisc/registers b/Documentation/parisc/registers
index dd3cadd..10c7d17 100644
--- a/Documentation/parisc/registers
+++ b/Documentation/parisc/registers
@@ -78,6 +78,14 @@ Shadow Registers used by interruption handler code
TOC enable bit 1
=========================================================================
+
+The PA-RISC architecture defines 7 registers as "shadow registers".
+Those are used in RETURN FROM INTERRUPTION AND RESTORE instruction to reduce
+the state save and restore time by eliminating the need for general register
+(GR) saves and restores in interruption handlers.
+Shadow registers are the GRs 1, 8, 9, 16, 17, 24, and 25.
+
+=========================================================================
Register usage notes, originally from John Marvin, with some additional
notes from Randolph Chung.
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2013-06-29 11:24 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2013-06-29 11:24 [PATCH] parisc: document the shadow registers Helge Deller
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).